

Microcomputer Control System for Programmable Logic Array Burn-in

by

Mousa Isa Gaddourah

A Thesis Presented to the

FACULTY OF THE COLLEGE OF GRADUATE STUDIES

KING FAHD UNIVERSITY OF PETROLEUM & MINERALS

DHAHRAN, SAUDI ARABIA

In Partial Fulfillment of the
Requirements for the Degree of

MASTER OF SCIENCE

In

ELECTRICAL ENGINEERING

October, 1980

INFORMATION TO USERS

This manuscript has been reproduced from the microfilm master. UMI films the text directly from the original or copy submitted. Thus, some thesis and dissertation copies are in typewriter face, while others may be from any type of computer printer.

The quality of this reproduction is dependent upon the quality of the copy submitted. Broken or indistinct print, colored or poor quality illustrations and photographs, print bleedthrough, substandard margins, and improper alignment can adversely affect reproduction.

In the unlikely event that the author did not send UMI a complete manuscript and there are missing pages, these will be noted. Also, if unauthorized copyright material had to be removed, a note will indicate the deletion.

Oversize materials (e.g., maps, drawings, charts) are reproduced by sectioning the original, beginning at the upper left-hand corner and continuing from left to right in equal sections with small overlaps. Each original is also photographed in one exposure and is included in reduced form at the back of the book.

Photographs included in the original manuscript have been reproduced xerographically in this copy. Higher quality 6" x 9" black and white photographic prints are available for any photographs or illustrations appearing in this copy for an additional charge. Contact UMI directly to order.

U·M·I

University Microfilms International
A Bell & Howell Information Company
300 North Zeeb Road, Ann Arbor, MI 48106-1346 USA
313/761-4700 800/521-0600

Order Number 1355746

**Microcomputer control system for programmable logic array
burn-in**

Gaddourah, Mousa Isa, M.S.

King Fahd University of Petroleum and Minerals (Saudi Arabia), 1980

U·M·I

**300 N. Zeeb Rd.
Ann Arbor, MI 48106**

MICROCOMPUTER CONTROL SYSTEM FOR
PROGRAMMABLE LOGIC ARRAY BURN-IN

BY

MOUSA ISA GADDOURAH

THESIS

PRESENTED TO THE FACULTY OF THE COLLEGE OF GRADUATE STUDIES

UNIVERSITY OF PETROLEUM & MINERALS
DHAHRAN, SAUDI ARABIA

IN PARTIAL FULFILLMENT OF THE
REQUIREMENTS FOR THE DEGREE OF

MASTER OF SCIENCE IN ELECTRICAL ENGINEERING


OCTOBER 1980

UNIVERSITY OF PETROLEUM & MINERALS
DHAHRAN, SAUDI ARABIA.

This thesis, written by


MOUSA ISA GADDOURAH

under the direction of his Thesis Committee, and approved by
all its members, has been presented to and accepted by the Dean,
College of Graduate Studies, in partial fulfilment of the
requirements for the degree of
MASTER OF SCIENCE IN ELECTRICAL ENGINEERING


Dr. Reda S. Al-Thiga

Dean, College of Graduate Studies

Date 4-11-82



Dr. Samir J. Al-Bader

Department Chairman

THESIS COMMITTEE


Dr. Thaddeus J. Kobylarz

Chairman


Dr. Reda S. Al-Thiga

Member


Dr. Ahmed S. Farag

Member

The Library
University of Petroleum & Minerals
Dahran, Saudi Arabia

بِسْمِ اللَّهِ الرَّحْمَنِ الرَّحِيمِ

This thesis is dedicated to my family

ACKNOWLEDGEMENTS

Acknowledgement is due to the University of Petroleum and Minerals for support of this research.

I wish to express my appreciation to Professor T.J. Kobylarz who served as my major advisor. I also wish to thank the other members of my Thesis Committee, Dr. Al-Thiga and Dr. Farag. Finally, I would like to thank the Electrical Engineering Laboratory Technicians, especially Mr. Frazi, Mr. Cecil and Mr. Bahgat for their enormous help.

Thanks are also due to Mr. Jawad A. Qureshi and Mr. Khalid Butt for doing an excellent job in typing this thesis.

TABLE OF CONTENTS

LIST OF TABLES	(vi)
LIST OF FIGURES	(viii)
ABSTRACT	1
CHAPTER 1 INTRODUCTION	2
1.1 Definition	2
1.2 Advantages of PLA Over ROM	6
CHAPTER 2 LITERATURE REVIEW	9
2.1 Applications	9
2.2 Burn-in of the PLA	16
2.3 ROM Programmers	19
2.4 Minimization Program	19
CHAPTER 3 OVERVIEW AND MICROCOMPUTER DESCRIPTION	22
3.1 Introduction	22
3.2 Microcomputer Description	24
3.2.1 General Aspects	24
3.2.2 Data Representation	25
3.2.3 Registers	25
3.2.4 Pace Instructions	28
3.2.5 Addressing Consideration	33
CHAPTER IV PROGRAMMING ALGORITHM	37
4.1 Overview	37

4.2	Input Format	39
4.2.1	General	39
4.2.2	Generating Input Format from a Truth Table	39
4.2.3	Generating the Input Format from the Output of the Minimization Program	44
4.3	I/O Signals for the Hardware Interface	51
4.4	Software Description	51
4.4.1	Overview	51
4.4.2	Program "Output"	54
4.4.2.1	Burn-in "OUT" Program	57
4.4.2.2	Verify "OUTV"	61
4.4.3	Program "Product"	63
4.4.3.1	Burn-in Routine "PROD"	63
4.4.3.2	Verification "PRODV"	69
4.4.4	Program "Sum"	71
4.4.4.1	Burn-in "SUM"	71
4.4.4.2	Verification "SUMV"	77
4.4.5	Error Messages	80
4.4.6	Minor Programs	81
CHAPTER 5	HARDWARE OVERVIEW AND MICROCOMPUTER INTERFACE	87
5.1	Hardware Overview	
5.2	Microcomputer Interface	
5.2.1	Microcomputer Address /Data Bus	89
5.2.2	Address Latching and Decoding	91
5.2.3	Output Data Latching	94
5.2.4	Input Data	94

5.2.5	TTL-CMOS Interface	96
5.3	Mircomputer Interface Assembling	100
CHAPTER 6	PLA INTERFACE	106
6.1	General	106
6.2	Design and Analysis of PLA Interface Circuits	106
6.2.1	Transmission Gate	106
6.2.2	Chip Enable (\overline{CE}) Circuits	110
6.2.3	Input Variable (I_K) Circuits	112
6.2.4	Circuit Assemblies for Signals to Pins \overline{CE} and I	116
6.2.5	Switching Transistor Analysis	121
6.2.6	PLA Supply Voltage Pin (V_{CC})	124
6.2.7	Fuse Enable Pin (FE)	127
6.2.8	Circuit for Output Functions Pins	136
6.2.9	Sensing Function	138
6.2.10	Circuit Assembly for PLA, V_{CC} , FE, and Output Pins	140
6.3	Comparison of Circuit Signals and Those Supplied by the Manufacturer	140
CHAPTER 7	SUMMARY	149
CHAPTER 8	FUTURE WORK	150
REFERENCES		153
APPENDIX A	SIGNETICS 82S100/101 PLA TECHNICAL DATA	156
APPENDIX B	USERS' MANUAL	163
B.1	From a Truth Table Specification	165

B.2	From a Minimization Program Output	172
APPENDIX C	BURN-IN TESTS	173
APPENDIX D	MICROCOMPUTER PROGRAM LISTING	189
APPENDIX E	MODIFIED MINIMIZATION PROGRAM LISTING	203

LIST OF TABLES

TABLE	TITLE	PAGE
I	Some Other PLAS Currently Available from Manufacturers	5
II	PLA Vs ROM Data	7
III	Description of Status and Control Flags	29
IV	Microcomputer Instruction Set	30
V	Sample Program	32
VI	Input Format for the Programming Algorithm	40
VII	Input Data Through TTY	43
VIII	Output Format of Minimization Program	45
IX	Definitions for the Output Format of the Minimization Program	46
X	Output Format of the Modified Minimization Program	50
XI	Definition of Input/Output Address Vectors	52
XII	Input Symbols and Their Codes	55
XIII	Program Used as an Alternative to the Symbols of Table XII	56
XIV	Minor Programs in the Algorithm	83
XV	TTL and CMOS Input and Output Specifications at a Supply Voltage Between +4.5 and 5.5V.	98
XVI	Parts List for Microcomputer Interface (Board 1)	105
XVII	PLA Pins	107
XVIII	Selected Values of r_{on}	109
XIX	Input Variables Voltage Levels Selected Via Input Signals	115
XX	Parts List for Board 2	120
XXI	Specifications for Transistors	123

XXII	Parts List for Board 3	144
XXIII	Electrical Characteristics	157
XXIV	Programming System Specifications	161
XXV	Programming Steps for Various Procedures	162
XXVI	Input Symbols and Their Codes	169

LIST OF FIGURES

FIGURE	TITLE	PAGE
1.1	PLA Block Diagram and Logic Path	3
1.2	PLA Pin Configuration	4
2.1	Sample PLA Applications	10
2.2	PLA Usage for Sequential Logic	11
2.3	A Laser Scribe System Using the PLA as a Controller	13
2.4	PLA As a Decision Table	14
2.5	I/80 Detector with PLA's	15
2.6	PLA Manual Fuser Circuit	18
2.7	Flow Chart to Show Major Steps of the Algorithm	20
3.1	Microcomputer Control System Block Diagram	23
3.2	Simplified Block Diagram of the LCDS	26
3.3	Pertinent Connection Points at the I/O Data Terminal	27
3.4	LCDS Address Map Used by the Program	35
3.5	Address Strapping Header-5G	36
4.1	Programming Algorithm Flow Chart	38
4.2	Flow Chart of Modifications Added to the Main Program	47
4.3	Output Burn-in and Its Verification Flow Chart	58
4.4	PLA Pin Input Sequence for Output Burn-in and its Verification	59
4.5	Code to Burn Output 7 and its Verification	60
4.6	Output Verification (OUTV) Flow Chart	62
4.7	Code to Verify Virgin Status of Output F_0	64
4.8	Flow Chart of the Product Burn-in and Its Verification (PROD)	65

4.9	PLA Pin Input Sequence for Product Burn-in and its Verification	67
4.10	Steps Used to Burn-in Input 3 for P-term 16 as a "don't care" and its Verification	68
4.11	Verification of Product Terms Flow Chart (PRODV)	70
4.12	Code to Verify that Input Five in P-terms 20 is Virgin	72
4.13	Flow Chart for Sum Burn-in and Its Verification (SUM)	74
4.14	PLA Pin Input Sequence for Sum Burn-in and its Verification	75
4.15	Burning the Fuse Connecting Output F_4 , to P-terms 26 by "SUM"	76
4.16	Flow Chart of Sum Verification "SUMV"	78
4.17	Verification of the Link of Output F_1 with P-term 6 by "SUMV"	79
4.18	Error Messages	82
5.1	Hardware Block Diagram	88
5.2	I/O Signal Strokes	90
5.3	Circuit and Waveforms of Address Data Latching	92
5.4	Circuit and Waveforms of Address Decoding	93
5.5	Circuit and Waveforms Used to Latch Data for Address 9000	95
5.6	Data Input to the Microcomputer	97
5.7	CMOS - TTL Interface	99
5.8	Microcomputer Interface Circuit (Board 1)	102
5.9	IC Organization for Board 1	103
5.10	I/O Signals for Board 1	104
6.1	CMOS Transmission Gate	108
6.2	Circuit Diagram and Truth Table of $\overline{V_{CE}}$	111
6.3	Input Variables Circuit Diagram	114

6.4	Schematic Circuits for Board 2	117
6.5	IC Organization for Board 2	118
6.6	I/O Signals for Board 2	119
6.7	Transistor Equivalent Circuits	122
6.8	Circuit Used to Realize the Supply Voltage States	125
6.9	Circuit Diagram for Fuse Enable Pin (FE)	129
6.10	Circuits Used to Calculate Rise Time and Fall Time of V_{FE}	130
6.11	V_{FEH} I/O Signals and Rise Time Waveforms	135
6.12	Circuit Diagram for Output Functions	137
6.13	"Sensing" Circuit Diagram	139
6.14	Circuit Diagram for Board 3	141
6.15	IC Organization for Board 3	142
6.16	I/O Signals for Board 3	143
6.17	Output Polarity Burn-in and Verify Signals	145
6.18	AND Matrix Burn-in and Verify Signals	147
6.19	OR Matrix Burn-in and Verify Signals	148
A.1	Pin Configuration and Truth Table	158
A.2	Logic Diagram and Logic Function	159
A.3	Programming and Verifying Waveforms	160
B.1	System Connections	164
B.2	Input Data to the Microcomputer	166
B.3	System Error Message	170
C.1	Modified Minimization Program Output for Example 1	174
C.2	I/O Data for Example 1 as Represented by System Software	176
C.3	Modified Minimization Program Output for Example 2	177
C.4	Output Data as Presented by the System Software	187

ABSTRACT

The programmable logic array (PLA) is a large scale integration (LSI) device. It can be considered as a two-level AND-OR logic circuit. The programming of this device is done in three major steps. These steps are: 1. Output burn-in for an inverted output, 2. Product burn-in to select the state of the inputs of the AND gates chosen, 3. Sum burn-in to select the OR gates to be left connected to the used AND gates. A prototype microcomputer control system to program the PLA was developed. The system is principally software dependent and uses hexadecimal notation as input data. The system is also made flexible for future modifications.

I.

INTRODUCTION

1.1

DEFINITION

Large Scale Integration (LSI) circuits have greatly reduced the cost of digital systems because of the large quantity of elements. One very useful LSI circuit (chip) is the Programmable Logic Array (PLA). The PLA is basically a two level logic system. Typically the first level consists of 48 AND gates, while the second level consists of 8 OR gates [1]. It usually has 16 inputs and 8 outputs. In the first level, each AND gate can be connected to any combination of the 16 inputs, including their complements. This level generates a possible number of product terms (P-terms) of a switching function, as the AND gates. In the second level, any combination of the outputs of the AND gates can be connected to the OR gates to generate the sum terms. An output function can be inverted if desired, by means of an exclusive OR gate. Figure 1.1 shows the PLA diagram and its simplified Typical logic path [1]. Figure 1.2 shows the pin configuration of the PLA used in this work (Signetics 82S100) [1]. Table I lists two other PLAs currently available from manufacturers.

The programming of the PLA is done by burning undesired fuses interconnecting the elements within the chip. A major constraint in the PLA is the number of AND gates. Hence, the programmer, often needs to reduce the number of AND gates, which are implied by initial function specifications, by applying suitable logic analysis techniques [2].

$$\begin{aligned} P_n &= I_0 I_1 I_2 \dots I_m \\ S_r &= P_0 + P_1 + P_2 + \dots P_n \\ S_r &= F_0 + F_1 + F_2 + \dots F_n \\ P_P &= (CE) + (Ir) = (CE) + (P_0 + P_1 + P_2 + \dots P_n) @ S - \text{SHORT} \\ P_P &= (CE) + (Ir) = (CE) + (P_0 + P_1 + P_2 + \dots P_n) @ S - \text{OPEN} \end{aligned}$$

Figure 1.1 PLA Block Diagram and Logic Path .




Figure 1.2. PLA Pin Configuration .

TABLE I. Other PLAs Currently Available From Manufacturers.

<u>PLA Designation</u>	<u>Manufacturer</u>	<u>No. of inputs</u>	<u>No. of outputs</u>
MI5200	MMI	14	8
DM7575	National semiconductor	14	8

The PLA can replace a large number of Small Scale Integration (SSI) circuits in a logic design. By doing so it affords a great economical advantage. Wiring and drilling holes in printed circuit (PC) boards and soldering of integrated circuits is especially arduous and time consuming.

To illustrate the usefulness of the PLA, consider an example of a two-level logical circuit which decodes 4 bits into hexadecimal characters in Arabic and English. The circuits require 5 inputs and 7 outputs. A total number of 31 AND gates at the first level are needed. If PLA's are used to realize this circuit, one PLA is needed. For (SSI) 8 IC's are needed for the first level, each has an AND gate of 5 inputs. Including OR gates and inverters, more than 50 chips are needed. Hence, a considerable reduction in cost is achieved. Furthermore, the complexity of the connections is averted and the PC board area is reduced.

1.2

ADVANTAGES OF PLA OVER ROM

A "read only memory" (ROM) can also be considered as a programmable logic array. However, the ROM has certain disadvantages. Table II compares a 16 input PLA with the largest ROM which could be found [1,3]. In a ROM, all internal words are reached by a fixed decoder internal to the device. The size of this decoder, as well as the storage matrix, doubles for each additional address input. Hence, a 65, 536 x 8 bits ROM would be needed to provide equivalent function of a 16 input, 8 output PLA [4]. By

TABLE II. PLA Vs ROM Data .

<u>Parameter</u>	<u>Typical PLA</u>	<u>Largest ROM</u>	<u>Units</u>
No. of inputs	16	10	
No. of outputs	8	8	
No. of AND gates	48	1024	
Typical access time	50	47	ns
Typical power dissipation	550	700	mW
Price (1979)	31	20	\$

means of simple calculations, using Table II, $64 (= 2^6)$ ROM's will be required for 16 input functions. The total price of these ROMs will be about \$ 1280 and the power required is 44.8 watts. A glance at these figures indicates that ROM's are not an alternative to PLA's. Another advantage of PLA's over ROM's is that the PLA stores only the states required to generate the output functions in the form of logic equations [5], and in particular, ignores "don't-care" states [6]. By comparison, all addresses must be stored for the ROM, whether needed to generate the output functions or not. Hence, the rest of the ROM, if only few bits are needed, is unused and would be programmed with zero's (or ones). While in the PLA, the remainder would be available for other logic. In common with the ROM type of designs, PLA based products have much greater design flexibility than random logic systems. Instead of being restricted by available SSI and MSI functions, integrated circuit (IC) counts, power and fan-out restrictions, and the rigidity of PC board layouts, the PLA designer can modify his system by changing the PLA program [7].

II.

LITERATURE REVIEW

2.1

APPLICATIONS

The PLA circuit configuration is in the form of two-rail AND-OR logic. Hence, the PLA can be used for all functions definable by a truth table. This feature provides a wide range of applications for the PLA. Figure 2.1 illustrates some of the applications |1|.

In address mapping applications, the PLA can be looked at as a large read only memory (ROM). For many situations it provides the capability to scan an address field 65,536 words deep |1|.

The PLA is a viable alternative for improved character generation. It provides the required serial bit rate and the characters are not stored as fixed sized dot pattern. They are composed of substructures that can be described by terms in logic equations. This will not increase PLA storage requirements as much as it would with ROM storage |7|.

The combinational logic capabilities of a PLA can be used in sequential logic systems. In this case, some of the outputs of the PLA are fed back through storage flip-flops (FF) to the input as shown in Fig. 2.2. A system clock sequences the system, and each successive output is dependent on the input and the previous state |7|.




Figure 2.1 Sample PLA Applications .




Figure 2.2. PLA Usage for Sequential Logic .

The control of a CO₂ laser system is a special application of the PLA when used in sequential logic systems. Figure 2.3 illustrates PLA controller capability when controlling a section of a CO₂ laser system used to scribe sapphire wafers [7]. This system controls an X-Y stage for positioning wafers and controls the firing of the laser during scribing operation [7].

Still another application of the PLA is to implement a decision table. The structure of the PLA and the decision table are exactly analogous - the condition entries drive the address inputs, and the data-output bits represent the desired output actions. The PLA is connected as a peripheral device to the system's data bus as shown in Fig. 2.4. When the processor reads the PLA, it executes the tasks specified by true bits [8]. This application can be extended to using a PLA as the microprogram storage within a control unit of a computer.

One of N(1/N) detectors, as a special case of m/N decoder networks, is useful in a variety of applications in computers, data communications, and fault monitor systems. Since each PLA can examine 16 terminals, five are sufficient to service 80 status monitor lines. Each PLA utilizes 17 P-terms to detect the presence of zero, 1/16, or more connections via outputs (X) and (Y), as shown in Fig. 2.5. An additional PLA is necessary to examine a total of 10 partial X and Y results from the first level devices, and to give




Figure 2.3 A Laser Scribe System Using the PLA as a Controller.




Figure 2.4. PLA As a Decision Table .




Figure 2.5. 1/80 Detector with PLA's .

final indication of the number of selected channels |9|.

In all these applications, the PLA will lower system size and improve performance. Above all, a considerable decrease in cost is achieved by the PLA.

2.2

BURN-IN OF THE PLA

As mentioned before, the programming of the PLA is a "burn-in" process. The programmer will burn unwanted fuses of undesired elements. To carry out this process, the manufacturer has suggested two alternatives |1|:

1. The manufacturer will perform burn-in provided that the customer sends function information in a certain format.

2. The customer will perform burn-in according to instructions provided by the manufacturer. Tabulated below is a sample of a portion of instructions provided by Signetics Inc. |1|. Details related to these instructions is described later.

Output Polarity:

1. Set FE (pin 1) to V_{FEL} ,
2. Set V_{CC} (pin 28) to V_{CCL} ,
3. Set \overline{CE} (pin 19) and I_0 through I_{15} to V_{IH} ,
4. Apply V_{OPH} to the appropriate output and remove

after a period t_p ,

5. Repeat step 4 to program other outputs.


Figure 2.6 shows a circuit for a manual fuser (burn-in) circuit |1|.

When examining the first alternative manual burn-in, the reader will find that they are time and money consuming. In the latter, the human factor will affect the results. An extensive training program is necessary in order to have adequate results. Furthermore, extensive labor will preclude the PLA advantages because of long and costly programming procedure. Unfortunately, commercial equipment for automatic burn-in is unavailable. It is therefore necessary to design and fabricate such a system |10|.

In order to easily program a PLA, two facilities should be available |2|:

1. A minimization program which will reduce the number of AND gates for given functions. This is needed in order to realize a specific design with the smallest quantity of PLA elements.
2. A microcomputer system to perform the burn-in. A microcomputer system is essential because of the virtual impossibility for manually controlled burn-in.

The minimization program will be discussed in section 2.4. The microcomputer system design is the subject of this research.



2.3

ROM PROGRAMMERS

The ROM programmers determined available in the market can not be used to program the PLA. The reason is that PLA and ROMs differ in many aspects. They differ in number of inputs and outputs, burning voltage and current specification, and programming sequence. A paper was written [11] indicating that some initial work has been done to produce a PLA programmer, but the author did not specify which PLA is being considered.

2.4

MINIMIZATION PROGRAM

For economic use of the PLA, a minimization algorithm to reduce the number of AND gates has been developed. The developed algorithm uses a new idea of "partitioning", which exploits the property that a single output algorithm can perform multiple output minimization for a PLA. It also uses a new concept of an "exclusive" minterm of a function or product function to reduce the total number of prime implicants generated. A flow chart of the program is shown in Fig. 2.7. The program is written in Fortran IV, and uses decimal numbers for the representation of inputs and outputs. The program, as it exists now, can handle up to 14 inputs and 16 outputs if all the existing virtual memory on the IBM 370 is made available. In order to connect the minimization program




Figure 2.7. Flow Chart to Show Major Steps of the Algorithm.

to the microcomputer system, a subroutine should be added to the main program, to transfer the required information. This is an additional task pursued in the thesis work and a more detailed discussion will be given in section 4.2.3.

III. OVERVIEW AND MICROCOMPUTER DESCRIPTION

3.1 INTRODUCTION

Programming (burn-in) of the PLA is done by three major procedures:

1. Output,
2. Product,
3. Sum.

Fusing of Exclusive OR gates is performed during the Output procedure. Similarly, fusing of AND gates is performed during Product procedure, and finally fusing of OR gates during Sum procedure. Verification of each procedure is accomplished at the end of the specified procedure. The programming follows special instructions and accomodates the characteristics of the device as specified by the manufacturer. Appendix A describes specifications, instructions, and characteristics for programming the device |12|. A microcomputer controlled system is utilized to accomodate these requirements.

The major portions of the microcomputer system are as shown in Fig. 3.1 |2|. These are:

1. Microcomputer, which is used to control the hardware interface circuit after acquiring the data. A TTY is used to load data and initiate the programs.
2. Programming algorithm, which accepts data coded in a special format. The data can be from a minimization program |10|




Figure 3.1. Microcomputer Control System Block Diagram.

or any other source. The algorithm is designed to meet the specified programming instructions. This aspect of the system is described in Chapter 4.

3. Bidirectional interface circuit, which is designed to accept control instructions from microcomputer and to meet PLA characteristics for programming. The bidirectional circuit is composed of the microcomputer interface and the PLA interface. These subsystems, are discussed in Chapters 5 and 6 respectively.

Considerations taken into account in the development of the system are:

1. The use of available hardware.
2. Minimization of hardware as much as possible.
3. Simplification and ease in debugging the system.
4. Development of fast and efficient software.
5. Minimization of data to be supplied to the system .
6. The use of easy and efficient format to code data from the minimization program or any other source.

3.2 MICROCOMPUTER DESCRIPTION

3.2.1 General Aspects

The microcomputer which was used is IPC-16A manufactured by National Semiconductor Corporation [13]. It is called a Pace Low Cost Development System (LCDS). The system provides capabilities for developing, testing, and debugging Pace hardware and software application design. The microcomputer operates on 8 or 16 bit

words and has 1K (1024), 16 bit words of RAM memory. Figure 3.2 shows a simplified block diagram of the LCDS [13]. A dual function 16 push-button keyboard and a 6 digit LED display facilitates direct control of the system. A variety of system monitor and control capabilities, as well as serial input/output subroutines, are permitted through a firmware program stored in the ROM's. The microcomputer can be used in conjunction with a TTY having either a 20 mA current loop or a RS-232 standard interface. Other electronic data terminals can be interfaced too. Three parallel 72-pin connection sockets are provided with the system. They are parallel input/output data terminals, with controlling strobes. Pertinent connection points are shown in Fig. 3.3. This port is used to interconnect the hardware section of the design.

3.2.2 Data Representation

Data is represented in "two's" complement integer notation [14]. Although it is a 16 bit system, it can be used as an 8 bit system with the highest order bit corresponding to the sign. The maximum range for a 16-bit number in this system is $7FFF_{16}$ ($+32767_{10}$) to 8000_{16} (-32768_{10}). Hexadecimal numbers are used to represent data from and to the user.

3.2.3 Registers

The system has 16, 16 bit registers. These are as follows:

1. Accumulators (AC0, AC1, AC2, AC3) are general-purpose registers used for performing arithmetic and logic operations, data transfers, skips, shifts, and rotates [13]. Normally, they are used as

Figure 3.2. Simplified Block Diagram of the LCDs.

+5V	1	2	
	3	4	Ground (GND)
	5	6	
	7	8	
	9	10	
	11	12	
Clock (CLK)	13	14	Negative buffered address strobe (NBADS)
	15	16	
Buffered output data strobe (BODS)	17	18	Buffered input data strobe (BIDS)
	19	20	
	21	22	
	23	24	
	25	26	
	27	28	
	29	30	
	31	32	
	33	34	
	35	36	
Buffered data No.08(BD08)	37	38	BD00
BD09	39	40	BD01
BD10	41	42	BD02
BD11	43	44	BD03
	45	46	
BD12	47	48	BD04
BD13	49	50	BD05
BD14	51	52	BD06
BD15	53	54	BD07
	55	56	
	57	58	
	59	60	
	61	62	
	63	64	
	65	66	
	67	68	
	69	70	
	71	72	

(Note. Empty locations : No connection)

Figure 3.3. Pertinent Connection Points at the I/O Data Terminal.

follows:

- AC0 - primary data-handling register
- AC1 - secondary data-handling register
- AC2 - indexed addressing of memory
- AC3 - indexed addressing of memory and peripherals.

2. Status Flags Register (FR) provides storage for interrupt, arithmetic, control, and status flags |14|. The bit position of each flag is shown in Table III |14| along with their definitions.

3. Program Counter (PC) is used to store the address of the next instruction to be executed. The address of PC is always 4 greater than the address of the instruction being executed by 1.

4. Stack is used for data storage and status preservation, as well as for subroutines. It operates as first in/last out (FILO). Ten such registers exist.

3.2.4 Pace Instructions

The Pace system instruction set provides branch, shift, and rotate, memory data transfer, and other operations among the accumulators, memory and other registers |14|. The 46 instruction set is defined in Table IV with its hexadecimal codes |14|. The system accepts these instructions coded in machine language. The average time required to execute one instruction is about 12 μ sec. This fact is used later to achieve PLA programming specifications.

The sample program in Table V illustrates the use of some of the microcomputer instructions. The function of the program is

TABLE III . Description of Status and Control Flags .

<u>Register Bit</u>	<u>Flag Name</u>	<u>Description</u>	<u>Flag code</u>
0	'1'	Not used. Always high.	0000
1	IE1	Interrupt Enable level 1.	0001
2	IE2	Interrupt Enable level 2.	0010
3	IE3	Interrupt Enable level 3.	0011
4	IE4	Interrupt Enable level 4.	0100
5	IE5	Interrupt Enable level 5.	0101
6	OV	Overflows Flag is set to state of two's complement arithmetic overflow by arithmetic instructions.	0110
7	CY	Carry flag is set to state of binary or decimal carry output of adder by arithmetic instructions.	0111
8	LINK	LINK Flag is included in shift and rotate operations.	1000
9	IEN	Master Interrupt Enable Flag simultaneously inhibits all five of lowest priority interrupt levels.	1001
10	BYTE	Byte Flag selects 8-bit data length when high.	1010
11-14	F11-F14	General Purpose control flags.	1011 - 1110
15	'1'	Not functional. Always in logic 1 .	1111

TABLE IV . Microcomputer Instruction Set.

Description	Opcode Base	Source Statement	Instruction Format	Operation
<u>Branch Instructions</u>				
Branch On Condition*	4000	BOC cc, address	<div>15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0</div> <div><div>0100</div><div>cc</div><div><div>000110</div><div>000110</div><div>100110</div><div>000101</div><div>100101</div><div>100000</div><div>011100</div></div><div>displacement</div></div>	If cc true, (PC) ← (PC) + displacement, B (PC) ← EA (PC) ← (EA) (STK) ← (PC), (PC) ← EA (STK) ← (PC), (PC) ← (EA) (PC) ← (STK) + displacement (PC) ← (STK) + displacement, IEN = 1
Jump	1800	JMP @ {address}		
Jump Indirect	9800	JMP @ {address}		
Jump to Subroutine	1400	JSR @ {displacement(xr)}		
Jump to Subroutine Indirect	9400	JSR @ {displacement(xr)}		
Return from Subroutine	8000	RTS		
Return from Interrupt	7C00	RTI		
<u>Skip Instructions</u>				
Skip Instructions	F000	SKNE r,	<div>15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0</div> <div><div>1111</div><div>r</div><div><div>100111</div><div>100111</div><div>100111</div><div>100011</div><div>100101</div><div>011101</div></div><div>displacement</div><div>data</div></div>	If (ACr) ≠ (EA), (PC) ← (PC) + 1, B If (ACr) > (EA), (PC) ← (PC) + 1, B If [(ACr) ∧ (EA)] = 0, (PC) ← (PC) + 1, B (EA) ← (EA) + 1; If (EA) = 0, (PC) ← (PC) + 1, B (EA) ← (EA) - 1; If (EA) = 0, (PC) ← (PC) + 1, B (ACr) ← (ACr) + data; If (ACr) = 0, (PC) ← (PC) + 1
Skip if Not Equal	9C00	SKG 0,		
Skip if Greater	B8:0	SKAZ 0,		
Skip if AND is Zero	8C00	ISZ		
Increment and Skip if Zero	8C00	ISZ		
Decrement and Skip if Zero	AC00	DSZ		
Add Immediate, Skip if Zero	7800	AISZ r, data		
<u>Memory Data-Transfer Instructions</u>				
Load	C000	LD r,	<div>15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0</div> <div><div>1100</div><div>r</div><div><div>101000</div><div>1101</div><div>101100</div><div>101111</div></div><div>displacement</div></div>	(ACr) ← (EA), EA = (ACr) + displacement (ACr) ← (EA), EA = ((ACr) + displacement) (EA) ← (ACr), EA = (ACr) + displacement (EA) ← (ACr), EA = ((ACr) + displacement) (ACr) ← (ACr), EA = ((ACr) - displacement) (ACr) ← (EA) bit 7 extended
Load Indirect	A000	LD 0, @ {address}		
Store	D000	ST r,		
Store Indirect	B000	ST 0, @ {displacement(xr)}		
Load with Sign Extended	BC00	LSEX 0,		
<u>Memory Data Operate Instructions</u>				
AND	A800	AND 0,	<div>15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0</div> <div><div>101010</div><div><div>101001</div><div>1110</div><div>100100</div><div>100010</div></div><div>displacement</div></div>	(ACr) ← (ACr) ∧ (EA) (ACr) ← (ACr) ∨ (EA) (ACr) ← (ACr) + (EA); CY, OV (ACr) ← (ACr) + ~ (EA) + CY; CY, OV (ACr) ← (ACr) ₁₀ + (EA) ₁₀ + CY; CY, OV
OR	A400	OR 0,		
Add	E000	ADD r,		
Subtract with Borrow	9000	SUBB 0,		
Decimal Add	8800	DECA 0,		

TABLE IV . Microcomputer Instruction Set (continued).

Description	Opcode Base	Source Statement	Instruction Format	Operation
<u>Register Data-Transfer Instructions</u>				
Load Immediate	5000	LI r, data	15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0 0 1 0 1 0 0 0 r data	(ACr) \leftarrow data (bit 7 extended)
Register Copy	5C00	RCPY $\left. \begin{matrix} sr, dr \end{matrix} \right\}$	0 1 0 1 1 1 1 sr 0 0 0 0 0 0 0	(ACdr) \leftarrow (ACsr)
Register Exchange	6C00	RXCH $\left. \begin{matrix} sr, dr \end{matrix} \right\}$	0 1 1 0 1 1 1 sr 0 0 0 0 0 0 0	(ACdr) \leftrightarrow (ACsr)
Exchange Register and Stack	1C00	XCHRS $\left. \begin{matrix} r \end{matrix} \right\}$	0 0 0 1 1 1 1 0 0 0 0 0 0 0 0	(ACr) \leftrightarrow (STK)
Copy Flags into Register	0400	CFR $\left. \begin{matrix} r \end{matrix} \right\}$	0 0 0 0 0 1 1 0 0 0 0 0 0 0 0	(ACr) \leftarrow (FR)
Copy Register into Flags	0800	CRF $\left. \begin{matrix} r \end{matrix} \right\}$	0 0 0 0 0 1 0 0 0 0 0 0 0 0 0	(FR) \leftarrow (ACr)
Push Register onto Stack	6000	PUSH $\left. \begin{matrix} r \end{matrix} \right\}$	0 1 1 0 0 1 1 0 0 0 0 0 0 0 0	(STK) \leftarrow (ACr)
Pull Stack into Register	6400	PULL $\left. \begin{matrix} r \end{matrix} \right\}$	0 1 1 0 0 1 1 0 0 0 0 0 0 0 0	(ACr) \leftarrow (STK)
Push Flags onto Stack	0C00	PUSHF	0 0 0 0 1 1 0 0 0 0 0 0 0 0 0	(STK) \leftarrow (FR)
Pull Stack into Flags	1000	PULLF	0 0 0 1 0 0 0 0 0 0 0 0 0 0 0	(FR) \leftarrow (STK)
<u>Register Data-Operate Instructions</u>				
Register Add	6800	RADD $\left. \begin{matrix} sr, dr \end{matrix} \right\}$	15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0 0 1 1 0 1 1 0 0 0 0 0 0 0 0 0	(ACdr) \leftarrow (ACdr) + (ACsr); CY, OV
Register Add with Carry	7400	RADC $\left. \begin{matrix} sr, dr \end{matrix} \right\}$	0 1 1 1 0 1 1 0 0 0 0 0 0 0 0	(ACdr) \leftarrow (ACdr) + (ACsr) + CY; CY, OV
Register AND	5400	RAND $\left. \begin{matrix} sr, dr \end{matrix} \right\}$	0 1 0 1 0 1 1 0 0 0 0 0 0 0 0	(ACdr) \leftarrow (ACdr) \wedge (ACsr)
Register Exclusive-OR	5800	RXOR $\left. \begin{matrix} sr, dr \end{matrix} \right\}$	0 1 0 1 1 1 0 0 0 0 0 0 0 0 0	(ACdr) \leftarrow (ACdr) ∇ (ACsr)
Complement and Add Immediate	7000	CAI r, data	0 1 1 1 0 0 1 0 0 0 0 0 0 0 0	(ACr) \leftarrow \sim (ACr) + data (bit 7 extended)
<u>Shift and Rotate Instructions</u>				
Shift Left	2800	SHL $\left. \begin{matrix} r, n, q \end{matrix} \right\}$	15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0 0 0 1 0 1 0 1 0 0 0 0 0 0 0 0	(ACr) \leftarrow (ACr) shifted left n places, w/wo LINK; B
Shift Right	2C00	SHR $\left. \begin{matrix} r, n, q \end{matrix} \right\}$	0 0 1 0 1 1 1 0 0 0 0 0 0 0 0	(ACr) \leftarrow (ACr) shifted right n places, w/wo LINK; B
Rotate Left	2000	ROL $\left. \begin{matrix} r, n, q \end{matrix} \right\}$	0 0 1 0 0 0 0 0 0 0 0 0 0 0 0	(ACr) \leftarrow (ACr) rotated left n places, w/wo LINK; B
Rotate Right	2400	ROR $\left. \begin{matrix} r, n, q \end{matrix} \right\}$	0 0 1 0 0 1 0 0 0 0 0 0 0 0 0	(ACr) \leftarrow (ACr) rotated right n places, w/wo LINK; B
<u>Miscellaneous Instructions</u>				
Halt	0000	HALT	15,14,13,12,11,10,9,8,7,6,5,4,3,2,1,0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Halt
Set Flag	3080	SFLG $\left. \begin{matrix} fc \end{matrix} \right\}$	0 0 1 1 1 0 0 0 0 0 0 0 0 0 0	(FR _{fc}) \leftarrow 1
Pulse Flag	3000	PFLG $\left. \begin{matrix} fc \end{matrix} \right\}$	0 0 1 1 1 0 0 0 0 0 0 0 0 0 0	(FR _{fc}) \leftarrow 1, (FR _{fc}) \leftarrow 0
No Operation	5C00	NOP	0 1 0 1 1 0 0 0 0 0 0 0 0 0 0	(PC) \leftarrow (PC) + 1

TABLE V Sample Program

<u>Memory Location</u>	<u>Data Value</u>	<u>Instruction</u>	<u>Comments</u>
40	CD09	LD AC3, S	Load AC3 with start address
41	C90A	LD AC2, S1	Load AC2 with new start address .
42	5001	LI AC1, +1	Load immediately AC1 with value of 0001 .
43	C300	Loop: LD ACO, (AC3)	Load ACO relative to AC3 .
44	D200	ST ACO, (AC2)	Store ACO relative to AC2 .
45	FC4B	SKNE AC3, E	Compare AC3 with END address and skip next instruction if not equal.
46	0000	HALT	Stop the program .
47	6B00	RADD AC1, AC3	Add AC1 to AC3, result to AC3.
48	7A01	AISZ AC2, +1	Add the value of 0001 to AC2 .
49	19F9	JMP Loop	Jump back to Loop .
4A	----	S: .WORD ----	Starting address .
4B	----	E: .WORD ----	END address .
4C	----	S1: .WORD ----	New starting address .


to move a given data set from its present location to any desired location in memory, provided that the starting of the new location is not one of the present data locations. The program starts by loading accumulators 3(AC3) and 2(AC2) with present and future data starting locations, respectively. The instructions are executed relative to the program counter (PC). Referring to Table IV the hexadecimal code for the load instruction (LD) is C000. The first instruction is using AC3, then r equals 3. The value of r is 2 for the second instruction. The first and the second instructions are using relative addressing, hence xr is 01. The displacement is the distance PC has to travel to get the data which is to be loaded into the accumulators. Hence, the displacement is 9 and 10(A) for instruction 1 and 2 respectively. After that accumulator 1 (AC1) is loaded immediately with the value 1. The next part of the program is an iterative loop which starts by loading AC0 with the contents of effective address relative to AC3. It then stores the data relative to AC2. At each loop a comparison between what is in AC3 and the end address is performed. If AC3 is equal to the end address the program will stop, otherwise the contents of AC3 and AC2 will be increased by the value 0001. It is believed that hexadecimal representation is easily understood if the reader refers to Table IV .

3.2.5 Addressing Consideration

The 16-bits for Pate addresses provides access to 65, 636; $(FFFF)_{16}$; (2^{16}) , discrete address locations |13|. The on-board memory (DEBUG, RAM, and PROM sockets) and the keyboard/display

occupy a total address space of 4K. The remaining 60K of address space is available for allocation to off-board memory and/or peripheral devices.

As is shown in Fig. 3.4 the input data for the program will occupy locations 4 through 6 and 40 through FF in the on-board RAM. These locations are part of the base page addresses. The main body of the program exists on a PROM which occupies locations F400 through F7FF. The scratch pad for the program is contained in locations 3, and 100 through 126. The memory locations for the PROM are selected via an address strapping header-5G, shown in Fig. 3.5 |13|. The I/O addresses used for communicating between the program and the hardware interface are addresses 9000 and A000, for the output, and address C000, which is used for the input. These addresses are chosen for convenience of decoding and because they are located in the off-board address space.



FIXED (NON-RELOCATABLE)

ON-BOARD RELOCATABLE VIA
ADDRESS STRAPPING HEADER-5G

Figure 3.4. LCDS Address Map Used by the Program.




Figure 3.5. Address Strapping Header-5G.

IV.

PROGRAMMING ALGORITHM

4.1

OVERVIEW

The microcomputer algorithm is designed to program and verify the PLA in accordance with the instructions provided by the manufacturer (Appendix A). The algorithm programs and subsequently verifies the results for all procedures or for each procedure by itself, as desired. Similarly the algorithm verifies whether a given chip is virgin (unused) for all three device sections, or for each section alone, as required by the user. The algorithm will print out error messages if a verification subroutine encounters an error.

The algorithm uses hexadecimal numbers for input data. This is because the programming is done in machine language for the Low Cost Development System. The principle program limitation is eight output functions, each of which can be a function of as many as sixteen inputs. The quantity of PLA I/O pins is the reason for incorporating this limitation.

About 3.25 seconds are required to burn all fuses of the PLA (1928 fuses). The reader may refer to sections 4.4.2 through 4.4.4 for more details about the time requirements.

The algorithm handles the programming and the verification of the chip according to the flowchart shown in Fig. 4.1. The flowchart shows the major portions of the algorithm. The following sections provide further information with regard to Fig. 4.1.




Figure 4.1 Programming Algorithm Flow Chart.

The user can choose the function he desires by punching a two-character code. The functions are either to burn-in fuses or to verify whether the device has been used or not. For example if the user punches "VA"; all fuses of the device will be checked if they are burned or not. While, if he types "BS" the fuses of the sum matrix are going to be burned-in in accordance with the data supplied.

4.2 INPUT FORMAT

4.2.1 General

The input data to the program is as shown in Table VI. The first three input data types supply the system with information about the functions used, the functions to be inverted, and the number of AND gates used, respectively. The rest of the data provide information about each AND gate used. For these AND gates, information about their number, the state of their input variables, and the output functions connected to the gate is provided. The input data uses binary number representations. For example if outputs F_0 and F_7 are to be used, the "FU" vector should contain a 1 in both its zero and seventh bit.

4.2.2 Generating input format from a truth table

The format of the input will be described by means of an example. Consider the programming of the following functions:

TABLE VI . Input Format for the Programming Algorithm. 40

<u>Data input number</u>	<u>Memory location</u>	<u>Description</u>																						
1	0004	<p>FU = output functions to be used</p> <table><tr><td>Bit</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td></td><td>f_7</td><td>f_6</td><td>f_5</td><td>f_4</td><td>f_3</td><td>f_2</td><td>f_1</td><td>f_0</td></tr></table> <p>$\text{Bit}_i = 1$ respective function f_i is used $(0 \leq i \leq 7)$</p>	Bit	7	6	5	4	3	2	1	0		f_7	f_6	f_5	f_4	f_3	f_2	f_1	f_0				
Bit	7	6	5	4	3	2	1	0																
	f_7	f_6	f_5	f_4	f_3	f_2	f_1	f_0																
2	0005	<p>FI = output functions to be inverted</p> <table><tr><td>Bit</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td></td><td>f_7</td><td>f_6</td><td>f_5</td><td>f_4</td><td>f_3</td><td>f_2</td><td>f_1</td><td>f_0</td><td>M</td></tr></table> <p>$M = 0$ no functions to be inverted $\text{Bit}_i = 1$ respective function f_{i-1} is to be inverted. $(1 \leq i \leq 8)$</p>	Bit	8	7	6	5	4	3	2	1	0		f_7	f_6	f_5	f_4	f_3	f_2	f_1	f_0	M		
Bit	8	7	6	5	4	3	2	1	0															
	f_7	f_6	f_5	f_4	f_3	f_2	f_1	f_0	M															
3	0006	<p>NA = number of AND gates to be used $(1 \leq \text{NA} \leq 30)_{16}$</p>																						
4	0040	<p>I = number of the AND gate to be programmed $(0 \leq I \leq 2 F)_{16}$</p>																						
5	0041	<p>Product term representing the AND gate used</p> <table><tr><td>Bit</td><td>15</td><td>-</td><td>-</td><td>-</td><td>-</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td></td><td>I_{15}</td><td>.....</td><td></td><td></td><td></td><td>I_4</td><td>I_3</td><td>I_2</td><td>I_1</td><td>I_0</td></tr></table> <p>$\text{Bit}_i = 0$ respective variable I_i is to be inverted $(0 \leq i \leq 15)$</p>	Bit	15	-	-	-	-	4	3	2	1	0		I_{15}				I_4	I_3	I_2	I_1	I_0
Bit	15	-	-	-	-	4	3	2	1	0														
	I_{15}				I_4	I_3	I_2	I_1	I_0														

TABLE VI . Input Format for the Programming Algorithm (Cont'd).

<u>Data input number</u>	<u>Memory location</u>	<u>Description</u>												
6	0042	"don't care" variables in the minterm <table><tr><td>Bit</td><td>15</td><td>3</td><td>2</td><td>1</td><td>0</td></tr><tr><td></td><td>I_{15}</td><td>I_3</td><td>I_2</td><td>I_1</td><td>I_0</td></tr></table> Bit $i = 1$ respective variable I_i is to be considered as a "don't care". $(0 \leq i \leq 15)$	Bit	15	3	2	1	0		I_{15}	I_3	I_2	I_1	I_0
Bit	15	3	2	1	0									
	I_{15}	I_3	I_2	I_1	I_0									
7	0043	Output functions connected to the AND gate <table><tr><td>Bit</td><td>7</td><td>2</td><td>1</td><td>0</td></tr><tr><td></td><td>f_7</td><td>f_2</td><td>f_1</td><td>f_0</td></tr></table> Bit $i = 1$ respective function is connected to the AND gate. $(0 \leq i \leq 7)$	Bit	7	2	1	0		f_7	f_2	f_1	f_0		
Bit	7	2	1	0										
	f_7	f_2	f_1	f_0										
8	0044-00FF	Data numbers 4 through 7 are repeated for other AND gates to be programmed												

$$F_0(A, B, C, D) = \Sigma(1, 3, 5, 7, 8, 9, 12, 13)$$

$$F_3(A, B, C, D) = \overline{\Sigma(6, 7, 8, 9, 11, 12, 13, 14, 15)}$$

$$F_7(A, B, C, D) = \Sigma(2, 8, 10, 11, 12, 15)$$

The functions are shown in decimal representation [23]. In this example, there are three functions to be used (F_0 , F_3 , F_7). Hence, bits 0, 3, 7 are set to 1 in memory location 4. Function F_3 is to be inverted; implying bits 0 and 4 are set to 1 in location 5. The total number of AND gates is 14, excluding a recount of those repeated. The AND gates of the PLA must be determined by the user. Any arbitrary set of AND gates can be chosen. This selection need not to be in a consecutive sequence. In this example the gate numbers $(10 - 1D)_{16}$ are selected. Since only four variables are used, the rest of the variables (12) are considered as "don't care". Any set of input variables can be selected. Here variables I_4 to I_7 were used. Hence, the data for the "don't care" variables is FFOF. The data for the states of the input variables for the minterm specified as 8(selected to be gate number 14) is 80 because variables I_4 to I_7 are selected. Functions F_0 , F_3 and F_7 are connected to gate 14; implying bits 0, 3 and 7 are set high in the data provided for the functions connected to gate 14.

The format of the input, as loaded to the microcomputer via the TTY, is shown in Table VII. The first two characters of each line (AM) represent the loading instruction to the microcomputer via the TTY. Data loading will start at the location typed immediately after these characters and continue for the successive locations.

TABLE VII Input Data Through TTY .

AM04,	19,	11,	E
AM40,	10,	10,	FFOF, 1, 11, 30, FFOF, 1, 12, 50, FFOF, 1
AM4C,	13,	70,	FFOF, 9, 14, 80, FFOF, 19, 15, 90, FFOF, 9
AM58,	16,	CO,	FFOF, 89, 17, DO, FFOF, 9, 18, 60, FFOF, 8
AM64,	19,	BO,	FFOF, 81, 1A, EO, FFOF, 8, 1B, FO, FFOF, 8
AM70,	1C,	20,	FFOF, 80, 1D, AO, FFOF, 80

4.2.3 Generating the Input Format from the Output of the Minimization Program

The output format of the minimization program is shown in Table VIII. Definitions appear in Table IX |10|. An example will now be presented to explain this format. The prime implicants covering functions 1 and 2 (Table VIII) are indicated as (4,8), (6,4). The first number of each set provides attributes of each input variable used. The second number represents whether an input variable is a "don't care"; i.e. does not appear in a prime implicant. Variables not used by the functions have zeros in their respective bits in both numbers. For example the first PI typed can be obtained from the printed set of (4,8) as follows:

$$\begin{array}{rcccc}
 (4,8)_{10} & = & A & B & C & D \\
 & & 0 & 1 & 0 & 0_2 \\
 & & 1 & 0 & 0 & 0_2 \\
 \hline
 & & - & B & \bar{C} & \bar{D}
 \end{array}$$

Since F_1 and F_2 are functions of A, B, C, D only, the other bits in the numbers appear as zeros.

The program was modified to get an output format suitable for the burn-in program. The flow chart for the modification is shown in Fig. 4.2. The steps performed to obtain the new format are:

1. The modified program stores output data of the original program, for the AND gates, in any array MST (48,10) following the format below:

TABLE VIII Output Format of Minimization Program .

* * * * * PRIME IMPLICANTS COVERING FUNCTION-1

(6, 6)

(1, 3)

* * * * * PI-S COVERING PROD FUNS. F-1, 2,

(4, 8)

(6, 4)

TABLE IX Definitions for the Output Format of
the Minimization Program.

<u>Element</u>	<u>Description</u>
PI	Prime implicants
PROD FUNC i	Output functions to be minimized with their respective numbers. $1 \leq i \leq 8$
(A,B)	A is a binary representation of input variables if the input variable respective bit is 0 it means that the input variable is complemented. Otherwise it is uncomplemented. B is a binary representation of input variables. If the input variable respective bit is 1 it indicates that the input variable is a "don't care".




Figure 4.2. Flow Chart of Modifications Added to the Main Program.

- 1) (I,1) contains the decimal product term representation of the AND gate.
- 2) (I,2) contains the decimal "don't care" representation in the AND gate.
- 3) (I,3) to (I,10) indicate output functions utilizing the AND gate.
- 4) $1 \leq I \leq 48$; i.e. steps 1 through 3 are repeated for as many as 48 AND gates.

2. 1) The data in a vector F (8 x 1) indicates which are the inverted functions. This information is converted to binary representation. Since the data provided in vector F is only temporarily needed, certain locations of the array are later used for other purposes. For example, the binary representation of the functions requiring inversion is stored in location 2 of the array. This can be done since only one word is needed for the binary representation. Then, location 2 is increased by one, if it is greater than zero, in order to conform to the format of the microcomputer FI vector.

2) The total number of AND gates (LNPI) is stored in location 3 of vector F.

3) The functions used are specified by a single decimal number. The respective function bit in a binary equivalent of the decimal number is set high if the function is used. The decimal number is stored in location 1 of array F.

4) Elements F(1) through F(3) are printed in hexadecimal numbers with the known microcomputer starting memory locations.

3. 1) The data in elements (I,3) through (I,10) is represented in binary by one number. This number is stored in (I,4), because the information provided in elements (I,3) to (I,10) is no longer needed.

2) The data in element (I,2) is modified by setting the bits representing unused input variables to one. The result is stored in location (I,3).

3) Element (I,1) is stored in (I,2) to suit the input format of the burn-in program.

4) The AND gate number is stored in (I,1).

5) Elements of the set $\{(I,J)\}$, where $J = 1$ to 4 and $I = 1$ to LNPI, are printed as hexadecimal numbers. The elements represent required information about each AND gate. Information for each three AND gates is printed on one line, along with the first loading location of the information in the microcomputer memory area.

The example output of the modified program is shown in Table X. Referring to the example of the previous section, the input variables are I_0 to I_3 and the AND gates are 00 to D_{16} . Functions 0, 1, 2 correspond to functions F_0 , F_3 , F_7 , respectively. This is because the user does not have the specification flexibility for the minimization program that exists for the microcomputer

TABLE X. Output Format of the Modified Minimization Program .

AM04, 0007, 0003, 000E

AM40, 0000, 0001, FFF0, 0001, 0001, 0003, FFF0, 0001, 0002, 0005, FFF0, 0001

AM4C, 0003, 0007, FFF0, 0003, 0004, 0008, FFF0, 0007, 0005, 0009, FFF0, 0003

AM58, 0006, 000C, FFF0, 0007, 0007, 000D, FFF0, 0003, 0008, 0006, FFF0, 0002

AM64, 0009, 000B, FFF0, 0005, 000A, 000E, FFF0, 0002, 000B, 000F, FFF0, 0002

AM70, 000C, 0002, FFF0, 0004, 000D, 000A, FFF0, 0004

program. The computer listing for the modification is shown in Appendix E.

4.3 I/O SIGNALS FOR THE HARDWARE INTERFACE

As described before, two addresses are used to transmit data to the hardware; namely 9000, and A000. The other address C000 is used to verify the burning procedures of the PLA. The first two are output signals and the third is an input signal with respect to the microcomputer. The output addresses are used to provide 29 bits of code to the interface circuit. These 29 bits are divided into eight vectors. The vectors are defined in Table XI. The Verify vector uses only one bit. This bit is located in position zero of the word located at C000. Its purpose is to sense the state of a given PLA output under certain defined conditions. The algorithm reads this bit and checks whether it is correct in accordance with pre-programmed information.

4.4 SOFTWARE DESCRIPTION

4.4.1 Overview

The software is divided into three major sectors, as follows:

1. Output,
2. Product,
3. Sum.

Each portion is further divided into two subprograms:

TABLE XI Definition of Input/Output Address Vectors.

ADDRESS	VECTOR NAME	BIT	NAME	DESCRIPTION
A000	PLA I/O	0-3	P_0-P_3	Specifies which input or output is to be effected in the burn-in step. It is represented in a binary code and therefore requires decoding.
A000	Address	8-13	A_0-A_5	Used to address inputs or outputs by supplying binary values to respective inputs or outputs.
C000	Verify	0	V	This bit is used to transmit the result of sensing a given output to the microcomputer.
9000	Supply	0	B_{CCP}	When high V_{CC} will be at V_{CCP} (+5V).
9000	Voltage	1	B_{CCS}	When high V_{CC} will be at V_{CCS} (+8.5V).
9000	(V_{CC})	2	B_{CCL}	When high V_{CC} will be at V_{CCL} (0 V). (When all low V_{CC} will be Open.)
9000	FIELD	3	B_{FEH}	When high F_E will be at V_{FEH} (17V).
9000	ENABLE (FE)	4	B_{FEL}	When high F_E will be at V_{FEL} (0V). (When both are low F_E will be open.)
9000	CHIP	5	B_{IXCE}	When high \overline{CE} will be at V_{IX} (10V).
9000	ENABLE	11	$\overline{B_{CE}}$	When high, provided V_{IXCE} and B_{ICE}
9000	(CE)	14	B_{ICE}	are low, \overline{CE} will be at 0V. Or at 5V if I_{CE} is high. When B_{IXCE} and $\overline{B_{CE}}$ are low, \overline{CE} is open.

TABLE XI Definition of Input/Output Address Vectors (Cont'd).

ADDRESS	VECTOR NAME	BIT	NAME	DESCRIPTION
9000	INPUT	6	B_{IH}	When high all inputs are at V_{IH} (5V).
9000	Variables	12	B_{IX}	When high, provided A and \bar{P} are low, all inputs are at V_{IX} (+10V).
A000	(I)	4	A	When high, inputs I_0 thru I_5 will be at voltage levels specified by address vector (0, or 5V).
A000		6	\bar{P}	When high, the given input variable
A000		14	A_I	specified by the PLA I/O vector will assume the value of A_I (0 or 5V). (When bits 6, 12, 4 and 6 are low inputs are open.)
9000	OUTPUT	7	B_{OPH}	When high, the output function specified by PLA I/O is set to V_{OPH} (+17V).
9000	Variables	8	B_{OPL}	When high, all output functions are set to V_{OPL} (0V).
9000	(F)	9	B_{OPF}	When high, the output function specified by PLA I/O is set to V_{OPF} (+10V).
9000		10	B_{sense}	When high, the output function specified by PLA I/O is sensed.
9000		13	$\overline{B_{sen7}}$	When high, the output function 7 is sensed.
A000		5	A_F	When high, the output functions F_0 through F_5 assume the voltage levels in the address vector. (When all are low, the voltage outputs are open.)

1. Procedure burn-in and verification,
2. Virgin device verification for a given procedure.

The programs include the following features:

1. The average time to execute an instruction is approximately 12 μ sec. Hence, the minimum pulse sequence delay is about 24 μ sec, which fits the PLA specifications (Appendix A) for a minimum delay between steps (t_D) of 10 μ sec.
2. Delay routines to achieve a programming pulse width (t_p) in excess of 100 μ sec (Appendix A).
3. Error messages, which are printed via TTY, if any error is encountered in verifying the PLA. This part will be discussed in section 4.4.5.
4. The user can choose to burn-in any sector or a complete burn-in. Also, verification can be done separately. The user can apply one of the symbols shown in Table XII to the TTY. Or he can write a program, in any locations between 0127 and 03FF, and supply the code for the particular part in the specified location, as described in Table XIII. This alternative is used when the user wants to link the burn-in program to his own program. The software assembly language listing, its machine code, and memory locations of the burn-in program are shown in Appendix D.

4.4.2 Program "Output"

TABLE XII Input Symbols and Their Codes .

55

CODE	SYMBOL	DESCRIPTION
4241	BA	Execute all burn-in procedures and verify what has been burned using given data .
5641	VA	Verify that the device is virgin .
424F	BO	Execute the output burn-in and verify that output fuses indicated in the data are burned.
564F	VO	Verify that output fuses are still intact.
4250	BP	Execute the product burn-in and verify that product fuses specified in the data are burned.
5650	VP	Verify that product matrix fuses are intact.
4253	BS	Execute the sum burn-in and verify that burn-in is successful according to input data.
5653	VS	Verify that sum fuses are virgin.

TABLE XIII Program Used as an Alternative
to the Symbols of Table XII

HEXADECIMAL CODE	ASSEMBLY LANGUAGE		
C505	LD	AC1, CODE	
9505	JSR	@ TEST	
0000	HALT		
5020	LI	ACO,20	
0000	HALT		
(CODE)	CODE:.WORD	----	; SYMBOL
F401	TEST:.WORD	OF401	

4.4.2.1 Burn-in "OUT" program

The OUT program flowchart is shown in Fig. 4.3. This program starts by examining memory location 5 to find if there are any outputs to be inverted. If this happens to be the case, it initializes the PLA pins in accordance with Fig. 4.4. Afterwards, an iterative loop will take place. The function of this loop is to burn the exclusive OR gates buses of the F_J 's which require inversion. The F_J 's requiring inversion are supplied in memory location 0005, by identifying the index J. This burn-in is performed by applying a high voltage to the appropriate F_J pin. After the fuse of the F_J pin, needing inversion has been burned, verification will start. Verification is done to verify whether the burn-in has been accomplished or not. Verification starts by resetting the burn-in signal. Then signals are set to initialize verification. The appropriate F_J pin is sensed and the result is transmitted back to the microcomputer. The result of verification should be "high", which means that the corresponding exclusive OR gate has been fused. Should an error be encountered, it will be stored in memory with its F_J number. When all F_J pins, needing inversion are fused and verified, the microcomputer will send reset signals to the PLA. If an error has occurred (memory location 10A), error messages will be printed out. The reader may refer to section 4.4.5 for more information about error messages. These error messages will tell whether the fuse of the output, needing inversion, has not been burned.

An example function of the microcomputer output code is shown in Fig. 4.5. It is used to burn the fuse of output function 7. The




Figure 4.3 Output Burn-in and Its Verification Flow Chart.




Figure 4.4 PLA Pin Input Sequence for Output Burn-in and its Verification.

STEP	DATA															DATA																						
	9000																																					
	B _{ICE}	B _{sen7}	B _{IX}	B _{CE}	B _{sense}	B _{OPF}	B _{OPL}	B _{OPH}	B _{IH}	B _{IXCE}	B _{FEL}	B _{FEH}	B _{CCL}	B _{CCS}	B _{CCP}																							
1	0	0	0	0	0	0	1	0	0	0	1	0	0	0	0																							
2	0	1	0	0	0	0	1	0	0	0	1	0	1	0	0	A000																						
3	0	1	0	0	1	0	1	0	1	0	1	0	1	0	0	A ₁ A ₅ A ₄ A ₃ A ₂ A ₁ A ₀	\bar{P}	A _F	A	P ₃ P ₂ P ₁ P ₀																		
4																0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1					
5	0	1	0	0	1	0	0	1	1	1	0	1	0	1	0	0																						
DELAY																	Programmed in microcomputer for 0.5 msec.																					
6	0	1	0	0	1	0	0	1	0	1	0	1	0	1	0	0																						
7	0	1	0	0	1	0	0	1	0	1	0	1	0	0	0	0																						
8	0	1	0	0	1	0	0	0	0	1	0	1	0	0	1	0																						
9	0	0	0	0	0	0	0	0	0	0	1	0	0	1	0	0																						
10	0	0	0	0	1	0	0	0	0	0	1	0	0	1	0	0																						
11	0	0	0	0	1	0	0	0	0	1	0	1	0	0	1	0																						
12	0	0	0	0	1	1	0	0	0	1	0	1	0	0	1	0	C000											V										
13	Sense F															0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1					
14	0	0	0	0	1	0	0	0	0	1	0	1	0	0	1	0																						
15	0	0	0	0	1	0	0	0	0	0	1	0	0	1	0	0																						
16	0	0	0	0	0	0	0	0	0	0	1	0	0	1	0	0																						
17	0	1	0	0	1	0	0	0	0	1	0	1	0	0	1	0																						
18	0	1	0	0	1	0	0	1	0	1	0	1	0	0	0	0																						
19	0	1	0	0	1	0	0	1	0	1	0	1	0	1	0	0																						
DELAY																	Programmed in microcomputer for 0.5 msec.																					
20	0	1	0	0	0	0	1	0	0	0	1	0	1	0	0	0																						
21	0	0	0	0	0	0	1	0	0	0	1	0	0	0	0	0																						
22	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	A000																					
23																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0					

Figure 4.5 Code to Burn Output 7 and its Verification

procedure starts by initializing the output sending codes (steps 1, 2, and 3). This entails a time duration of about 24 μ sec for each step. Afterwards output 7 is addressed using the PLA I/O vector in step 4. To burn the fuse connected to the output, a pulse of 17 volts for a duration a 0.5 msec is sent in steps 5 and 6. Reset steps 7 and 8 are sent to transfer the PLA from burn-in to verification. Steps 9, 10 and 11 are used to initialize verification in accordance with Fig. 4.4. Step 12 is sent to sense output 7. The result of the sensing procedure is sent back to the microcomputer via vector V. Steps 14, 15, 16, 17, 18 and 19 are sent to reset verification and to become ready for burn-in of other functions. A delay routing of about 750 μ sec is required between a burn-in fuses. The microcomputer accomplishes this delay via software. Since no more outputs to be burned steps 20, 21, 22, 23 are performed to remove the output signal and reset the system. The time function for the output burn-in is:

$$F(J) = 175 \times 10^{-6} + 1.5 \times 10^{-3}(J) \quad \text{sec.}$$

Where: J is the number of functions to be inverted.

4.4.2.2 Verify "OUTV"

This program's flowchart is shown in Fig. 4.6. It begins by initializing the PLA pins as shown in Fig. 4.4. Then an iterative loop will take place. The function of this loop is to verify that all PLA output pins are unfused (virgin). The verification is performed by sending a code for output to be verified and then sensing the result. If one of the outputs is fused, its pin is




Figure 4.6 Output Verification (OUTV) Flow Chart.

will be stored to be printed later as an error message. After all outputs have been verified, error messages, if any, are printed. The microcomputer will then send reset signals.

The code shown in Fig. 4.7 illustrates the verification for output F_0 . The program starts by performing steps 1, 2 and 3 to initialize PLA pins in accordance with Fig. 4.4. The appropriate output pin is addressed as in step 4. In this case F_0 is addressed. Then step 5 is performed to execute the sensing function. The result is transferred back to the microcomputer. Step 6 resets the PLA pins back to initial conditions. Other outputs are sensed by means of iterating steps 4, 5 and 6. When all outputs are sensed steps 7, 8, 9, and 10 are performed to reset the system. The time required for the verification of outputs is about 1150 μsec .

4.4.3 Program "Product"

4.4.3.1 Burn-in routine "PROD"

The formation of the product is more complicated than the preceding. Each of the 16 inputs will have one of three conditions for a product term (p-term): 1. appears as an uncomplemented literal, 2. appears as a complemented literal, or 3. does not appear. Prior to burn-in, two fuses connect each input to the product AND gate. One fuse provides the path for an uncomplemented literal and the other is used for a complemented literal. Both fuses are burned if its corresponding variable does not appear in the product. As shown in the flowchart of Fig. 4.8 the procedure

STEP	DATA																DATA																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
9000																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
	B _{ICE}	B _{sen7}	B _{IX}	B _{CE}	B _{sense}	B _{OPF}	B _{OPL}	B _{OPH}	B _{IH}	B _{IXCE}	B _{FEL}	B _{FEH}	B _{CCL}	B _{CCS}	B _{CCP}																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																			
1	0	0	0	0	0	0	0	0	0	0	1	0	0	1	0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																			
2	0	0	0	0	1	0	0	0	0	0	1	0	0	1	0	A000																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
3	0	0	0	0	1	0	0	0	0	1	0	1	0	0	1	0	A _I A ₅ A ₄ A ₃ A ₂ A ₁ A ₀	\bar{P}	A _F	A	P ₃	P ₂	P ₁	P ₀																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																										
4																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 4.7 Code to Verify Virgin Status of Output F₀.




Figure 4.8 Flow Chart of the Product Burn-in and Its Verification (PROD).

starts by initializing the PLA pins as illustrated in Fig. 4.9. Afterwards, the p-term is addressed by providing a binary equivalent to the PLA pins $F_5 \dots F_0$. For example P_6 requires the pin voltage (0, 0, 0, 5, 5, 0). The inner loop, index K, performs the variable I_K burn-in. If the I_K entry is "0", then a complemented literal is to appear within P_J . Observe that burn-in needs to occur twice if I_K does not appear in the product. After completion of the burn-in for each literal, verification will take place. Verification starts by resetting the PLA pin signals and then initializing for the verification, as shown in Fig. 5.9. If an error is encountered, it will be stored with its respective variable identifying number (J). After all literals of a given P-term are fused, error messages, if any, will be printed. When all P-terms are fused, a reset signal will be sent to the PLA.

To illustrate the codes sent to the hardware in the PROD program, the steps in Fig. 4.10 are used to burn-in input 3, for P-term 16, as a "don't care". The microcomputer software starts by initializing the system as shown in steps 1, 2 and 3. Then the P-term used is addressed by sending the codes of steps 4 and 5. Afterwards, step 6 sends the code to address the input to be burned, in this case input number 3 is set to high logic level. The burn-in starts by setting FE to V_{FEH} (17.5V); (step 8), and pulsing \overline{CE} to V_{IX} (10.5V) for 0.5 msec (step 9). Steps 10 and 11 will return \overline{CE} to 5V and FE to V_{FEL} (zero volts). According to the manufacturer specifications as illustrated in Appendix A |12|, a delay should take place between each burn-in. Afterwards input 3 is set to the low logic level and its fuse is burned by performing steps 12, 13, 14

STEP	DATA															DATA												
	9000																											
	B _{ICE}	B _{sen7}	B _{IX}	B _{CE}	B _{sense}	B _{OPF}	B _{OPL}	B _{OPH}	B _{IH}	B _{IXCE}	B _{FEL}	B _{FEH}	B _{CCL}	B _{CCS}	B _{CCP}													
1	0	1	0	0	0	0	0	0	0	0	1	0	0	0	1													
2	0	1	0	0	1	0	0	0	0	0	1	0	0	0	1													
3	0	1	0	1	1	0	0	0	0	0	1	0	0	0	1													
4																												
5																												
6																												
7																												
8	0	1	0	1	1	0	0	0	0	0	1	1	0	0	1													
9	0	1	0	1	1	0	0	0	0	1	1	1	0	0	1													
10	0	1	0	1	1	0	0	0	0	0	1	1	0	0	1													
11	0	1	0	1	1	0	0	0	0	0	1	0	0	0	1													
DELAY	Programmed delay of 750 μ sec.																											
12																												
13	0	1	0	1	1	0	0	0	0	0	1	1	0	0	1													
14																												
14	0	1	0	1	1	0	0	0	0	1	1	1	0	0	1													
DELAY	Programmed delay of 0.5 msec.																											
15	0	1	0	1	1	0	0	0	0	0	1	1	0	0	1													
16	0	1	0	1	1	0	0	0	0	0	1	0	0	0	1													
17																												
18	0	1	0	1	1	0	0	0	0	1	1	0	0	0	1													
19	0	1	1	1	1	0	0	0	0	1	1	0	0	0	1													
20	Sense																											
21																												
22	Sense																											
23	0	1	0	1	1	0	0	0	0	1	1	0	0	0	1													
24	0	1	0	1	1	0	0	0	0	0	1	0	0	0	1													
25																												
DELAY	Programmed delay of 750 μ sec.																											
26	(After finishing all inputs)																											
	(After finishing all P-terms)																											
27	0	1	0	0	1	0	0	0	0	0	1	0	0	0	1													
28	0	1	0	0	0	0	0	0	0	0	1	0	0	0	1													
29	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0													
30																												

Figure 4.10 Steps Used to Burn-in Input 3 for P-term 16 as a "don't care" and its Verification.

and 15, which are similar to steps 8, 9, 10, and 11. At step 17, the verification starts by setting input 3 to a high logic level and initializing the verification procedure. This is accomplished within steps 18 and 19. The microcomputer will receive the output of the sensing function at address C000 (bit 0) and will store it. At steps 21, input 3 is set to the low logic level and output 7 is sensed for verification. Steps 23 and 24 send codes to reset verification and initialize burn-in. When verification of a given input is finished, the address signal for it will be removed. A delay will now transpire when all inputs are verified for a given P-term, the signal addressing the P-term will be removed (step 27). When all P-terms have been verified, the reset codes will be sent to the hardware. Steps 28, 29, and 30 are performed for the reset codes.

The time function for the PROD program is:

$$F(J) = 250 \times 10^{-6} \text{ 1 sec} + 1.5 \times 10^{-3}(J) \text{ sec.}$$

Where J is the number of fuses to be burned.

4.4.3.2 Verification "PRODV"

The program PRODV flowchart is shown in Fig. 4.11 |12|. The PLA pins are first initialized as shown in Fig. 4.9 |12| and the P-term to be verified, is afterwards addressed. Verification is performed by sensing output number 7 for all input variables. For each input, output 7 is sensed twice; once when the input is high, and the other time when input is low. If the result is not zero this indicates




Figure 4.11 Verification of Product Terms Flow Chart (PRODV).

the input is not virgin, and an error message will be stored. The error message will contain the input number and its state. After verification all inputs, of a particular P-term, error messages will be printed. When completing the verification of all P-terms, the reset signal will be sent.

As an example to illustrate the product verification, the coding in Fig. 4.12 verifies input I_5 of P-term 20. The micro-computer starts by initializing the PLA pins for PRODV. Steps 1, 2 and 3 show the initializing codes. Then, P-term 20 is addressed by sending codes shown in steps 4 and 5. Input I_5 is addressed by during steps 6, 7 and 8. In step 8, the input I_5 is set to a high logic value. Sense code 9 is now sent to the hardware to sense output 7 and the result is transmitted back to minicomputer via address C000. The sensing is done twice to fully identify the state of an input. In step 11 I_5 was set to low logic. Step 13 is used to reset sensing function. Step 14 resets the input address. When all inputs have been verified, the code of step 15 is sent to reset the address of the product terms. When all P-terms have been verified, the system is reset by steps 17, 18, 19 and 20.

The time required to verify the AND matrix is about 115 msec.

4.4.4 Program "Sum"

4.4.4.1 Burn-in "SUM"

The sum burn-in procedure is similar to that for the product. The major distinction is that the inputs I_5, \dots, I_0 form the binary

STEP	DATA															DATA															
	9000																														
	B _{ICE}	B _{sen7}	B _{IX}	B _{CE}	B _{sense}	B _{OPF}	B _{OPL}	B _{OPH}	B _{IH}	B _{IXCE}	B _{FEL}	B _{FEL}	B _{CCL}	B _{CCS}	B _{CCP}																
1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1																
2	0	0	0	0	0	0	0	0	0	1	1	0	0	0	1	A000															
3	0	0	0	1	0	0	0	0	0	1	1	0	0	0	1	A _I A ₅ A ₄ A ₃ A ₂ A ₁ A ₀	\overline{P}	A _F	A	P ₃	P ₂	P ₁	P ₀								
4																0	0	0	1	0	1	0	0	0	0						
5																0	0	0	1	0	1	0	0	0	0						
6																0	0	0	1	0	1	0	0	0	1						
7																0	1	0	1	0	1	0	0	0	1						
8																0	1	0	1	0	1	0	0	0	1						
9	0	1	1	1	1	0	0	0	0	0	1	1	0	0	0	1	C000														
10	Sense															0	0	0	0	0	0	0	0	0	0	0	0	0	0	V	
11																A000															
12	Sense															0	0	0	1	0	1	0	0	0	1	1	0	0	1	0	1
13	0	0	0	1	0	0	0	0	0	0	1	1	0	0	0	1	C000														
14																0	0	0	1	0	1	0	0	0	0	1	0	0	1	0	1
15	After verifying all inputs															0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0
16	After verifying all P-terms																														
17	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	1	A000														
18	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1	0	0	0	0	0	0	0	0	1						
19	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	A000														
20																0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Figure 4.12. Code to Verify that Input Five in P-terms 20 is Virgin.

address for a product. As before each product is considered in the outer loop (index J). The inner loop (index K) pertains to the outputs F_0 , --- F_7 . If product P_J is used, and not contained within the output F_K , the fuse connecting the AND (product) gate and the (sum) gate is burned. The SUM flowchart appears in Fig. 4.13. The procedure starts by initializing PLA pin (Fig. 4.14). Afterwards addressing of the P-term is performed. The program will look for those used output functions which are not connected to the P-term and burn their links with the AND matrix. Then it initializes to perform verification that the respective output has been disconnected from the P-term. If the verification results are not satisfactory, this information is to be printed later. After checking all P-terms, the PLA pins are reset.

The coding in Fig. 4.15 is used to burn the fuse connecting output F_4 to P-term 26. The steps 1, 2, and 3 are sent to initialize the system for SUM, in accordance with Fig. 4.14. Now P-term (26) is addressed by means of steps 4 and 5. Afterwards, output F_4 is selected via step 6. Burning starts with step 7, which will apply V_{OPF} to output F_4 , V_{FEH} (17.5V) to FE, then \overline{CE} is pulsed to V_{IX} (10.5V) for about 0.5 msec. Steps 10, 11 and 12 are used to reset the Sum burn-in. Verification starts with step 13. Sensing is accomplished by step 14. Afterwards, verification is reset and the system will return to burn-in, by steps 16 and 17. When all outputs requiring burn-in have been considered and verified for P-term 26, the address of P-term 26 is removed. When the P-terms are finished, reset signals shown in steps 20, 21, 22, and 23 are sent to the hardware interface.




Figure 4.13 Flow Chart for Sum Burn-in and Its Verification (SUM).

STEP	DATA															DATA																								
	9000																																							
	B _{ICE}	B _{sen7}	B _{IX}	B _{CE}	B _{sense}	B _{OPF}	B _{OPL}	B _{OPH}	B _{IH}	B _{IXCE}	B _{FEL}	B _{FEH}	B _{CCL}	B _{CCS}	B _{CCP}																									
1	0	1	0	0	0	0	0	0	0	0	1	0	0	0	0																									
2	0	1	0	0	1	0	0	0	0	0	1	0	0	0	0	A000																								
3	0	1	0	1	1	0	0	0	0	0	1	0	0	1	0	A _I A ₅ A ₄ A ₃ A ₂ A ₁ A ₀ \bar{P} A _F A P ₃ P ₂ P ₁ P ₀																								
4																0 0 0 1 1 0 1 0																								
5																0 0 0 1 1 0 1 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0																								
6																0 0 0 1 1 0 1 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0																								
7	0	1	0	1	1	0	1	0	0	0	1	0	0	1	0																									
8	0	1	0	1	1	0	1	0	0	0	1	1	0	1	0																									
9	0	1	0	1	1	0	1	0	0	0	1	1	1	0	1																									
DELAY																Programmed delay of 0.5 msec.																								
10	0	1	0	1	1	0	1	0	0	0	1	1	0	1	0																									
11	0	1	0	1	1	0	1	0	0	0	1	0	0	1	0																									
12	0	1	0	1	1	0	0	0	0	0	1	0	0	1	0																									
13	0	0	0	1	1	0	0	0	0	0	1	0	0	1	0																									
14	0	0	0	1	1	1	0	0	0	0	1	0	0	1	0																									
15	Sense															C000	V																							
16	0	0	0	1	1	0	0	0	0	0	1	0	0	1	0																									
17	0	1	0	1	1	0	0	0	0	0	1	0	0	1	0																									
DELAY																Programmed delay of 750 sec																								
18	After burning output															A000																								
19	After burning P-terms															0 0 0 1 1 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0																								
20	0	1	0	0	1	0	0	0	0	0	1	0	0	0	0																									
21	0	1	0	0	0	0	0	0	0	0	1	0	0	0	0																									
22	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	A000																								
23																0 0																								

Figure 4.15 Burning the Fuse Connecting Output F₄, to P-term 26 by "SUM".

The time function for the SUM program is:

$$F(J) = 250 \times 10^{-6} + 1.5 \times 10^{-3}(J) \quad \text{sec.}$$

Where J is the number of fuses to be burned.

4.4.4.2 Verification "SUMV"

The flowchart of this subprogram is shown in Fig. 4.16. The verification of sum starts by initializing PLA pins Fig. 4.14. Then an iterative loop will take place. The function of the loop is to verify each output for the P-terms on the chip. The verification subprogram is to verify that the sum gate connections to AND gates are still intact. If the program finds that some connections are burned it will print error messages. After verifying all P-terms the PLA pins will receive a reset signal.

The coding shown in Fig. 4.17 verifies the link of output F_1 with P-terms 6. It starts by initializing the system in accordance with Fig. 4.14 by sending codes of steps 1, 2 and 3. Then it addresses P-term 6 during steps 4 and 5. Afterwards, the address of output F_1 is provided by step 6. Verification starts by lowering \overline{CE} to V_{IL} in step 7. Step 8 initiates sensing. After output F_1 is sensed, the system is reset to its initial condition. When all output functions are verified for P-term 6, the address of P-term 6 is removed by step 13. Upon completion of all P-terms verifications, the system is reset by steps 14, 15, 16 and 17.

The time required to verify all fuses in the sum matrix is about 38.5 msec.




Figure 4.16 Flow Chart of Sum Verification "SUM V".

STEP	DATA															DATA														
9000																														
	B _{ICE}	B _{sen7}	B _{IX}	B _{CE}	B _{sense}	B _{OPF}	B _{OPL}	B _{OPH}	B _{IH}	B _{IXCE}	B _{FEL}	B _{FEH}	B _{CCL}	B _{CCS}	B _{CCP}															
1	0	1	0	0	0	0	0	0	0	0	1	0	0	0	0															
2	0	1	0	0	1	0	0	0	0	0	1	0	0	0	0	A000														
3	0	1	0	1	1	0	0	0	0	0	1	0	0	1	0	A _I A ₅ A ₄ A ₃ A ₂ A ₁ A ₀	\overline{P}	A _F	A	P ₃	P ₂	P ₁	P ₀							
4																0	0	0	0	0	1	1	0	0	0	0	0			
5																0	0	0	0	0	1	1	0	0	0	0	0			
6																0	0	0	0	0	1	1	0	0	0	0	1			
7	0	0	0	1	1	0	0	0	0	0	1	0	0	1	0															
8	0	0	0	1	1	1	0	0	0	0	1	0	0	1	0	C000														
9	Sense															V														
																0	0	0	0	0	0	0	0	0	0	0				
10	0	0	0	1	1	0	0	0	0	0	1	0	0	1	0															
11	0	1	0	1	1	0	0	0	0	0	1	0	0	1	0	A000														
12	After verifying output															0 0 0 0 0 1 1 0 0 0 0 0 1 0 0 0 0														
13	After verifying P-terms															0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0														
14	0	1	0	0	1	0	0	0	0	0	1	0	0	0	0															
15	0	1	0	0	0	0	0	0	0	0	1	0	0	0	0															
16	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	A000														
17																0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0														

Figure 4.17 Verification of the Link of Output F₁ with P-term 6 by "SUMV"

4.4.5 Error Messages

When the program encounters an error, subroutine ERST will be utilized to store the error that has been discovered. Also, ERST will increase the error indicator location (010A) by one. Afterwards, subroutine PRINT will print the following message, unless the quantity of errors is zero:

ERROR ***

The specific error is printed by one of three sub-programs:

1. EOUT - This subprogram will print a message such as the following example:

OUTPUT 1,2,

This message indicates that an error in verifying outputs F_1 and F_2 has been encountered.

When this message appears from the OUT subprogram, it means fuses for outputs F_1 and F_2 have not been burned. The same message means that outputs F_1 and F_2 have burned fuses, if it appears from subprogram OUTV .

2. EPRD - The following is the message printed by EPRD:
(PRODUCT) (P-term number X) (INPUTS) $\{(I_K)$ (Condition of I_K); for $0 \leq K \leq 15\}$

This message means that an error is encountered in verified P-term of the product procedure. The input conditions are:

Uncomplemented	I
Complemented	C

Don't care D

Both fuses are present B

For example, consider the following message:

PRD P-02 I 0I, 1D, 2C, 3B,

The preceding indicates that in P-term 2, input variable I_0 is uncomplemented, I_1 is a don't care, and I_3 has both fuses intact.

3. ESUM - The message below is printed by ESUM to indicate that during verification, the P-term contained an error in the links of outputs F_J 's:

(SUM) (P-term number X) (Outputs) (F_J) $0 \leq J \leq 7$

As an example consider the following message:

SUM P-05 OUTPUT 5,6,7,

This means that there is an error in verifying the links of outputs 5, 6, and 7 of the P-term number 5. If this message appeared as a consequence of SUM, it means that the stated outputs links are not burned. If it had appeared from SUMV, it means that the output links shown are burned.

Figure 4.18 illustrates other error messages examples.

4.4.6 Minor Programs

There are several other subprograms in the system. These subprograms are briefly summarized in Table XIV.

>VO ERROR *** OUTPUT 0,1,2,4,5,6,7,

>

VP ERROR *** PRD P-00 I0I,1C,2C,3C,4D,5D,6D,7D,8D,9D,AD,BD,CD,DD,ED,FD,
 ERROR *** PRD P-01 I0C,1I,2C,3C,4D,5D,6D,7D,8D,9D,AD,BD,CD,DD,ED,FD,
 ERROR *** PRD P-02 I0C,1C,2I,3C,4D,5D,6D,7D,8D,9D,AD,BD,CD,DD,ED,FD,
 ERROR *** PRD P-03 I0C,1C,2C,3I,4D,5D,6D,7D,8D,9D,AD,BD,CD,DD,ED,FD,
 ERROR *** PRD P-04 I0C,1C,2C,3C,4D,5D,6D,7D,8D,9D,AD,BD,CD,DD,ED,FD,
 ERROR *** PRD P-13 I0I,1C,2D,3C,4D,5D,6D,7C,8D,9D,AD,BD,CD,DD,EI,FD,
 ERROR *** PRD P-23 I0D,1D,2D,3C,4D,5D,6D,7D,8I,9D,AD,BD,CD,DD,ED,FD,
 ERROR *** PRD P-24 I0D,1D,2D,3C,4D,5D,6D,7D,8I,9D,AD,BD,CD,DD,ED,FD,
 ERROR *** PRD P-25 I0D,1D,2D,3C,4D,5D,6D,7D,8I,9D,AD,BD,CD,DD,ED,FD,
 ERROR *** PRD P-26 I0D,1D,2D,3D,4C,5D,6D,7D,8D,9D,AD,BD,CI,DD,ED,FD,
 ERROR *** PRD P-29 I0C,1C,2C,3C,4C,5C,6I,7C,8C,9I,AC,BC,CD,DD,ED,FD,
 ERROR *** PRD P-2C I0I,1C,2I,3C,4D,5D,6D,7D,8D,9D,AC,BC,CC,DC,EC,FC,

>VS ERROR *** SUM P-00 OUTPUT 2,3,4,5,6,7

ERROR *** SUM P-01 OUTPUT 2,3,4,5,6,7,
 ERROR *** SUM P-02 OUTPUT 2,3,4,5,6,7,
 ERROR *** SUM P-03 OUTPUT 2,3,4,5,6,7,
 ERROR *** SUM P-04 OUTPUT 0,3,4,5,6,7,
 ERROR *** SUM P-12 OUTPUT 2,
 ERROR *** SUM P-15 OUTPUT 1,3,
 ERROR *** SUM P-20 OUTPUT 0,1,2,
 ERROR *** SUM P-26 OUTPUT 0,1,2,
 ERROR *** SUM P-2C OUTPUT 1,2,

Figure 4.18 Error Messages

ROUTINE NAME	OPERATION
OVER	Used to establish verification conditions for OUT and OUTV. Also senses the specified output.
BURN	Used to burn the input of a given P-term by applying burn-in pulses for PROD.
PVER	Used to establish verification conditions, sensing, for PROD and PRODV.
RESET	Used to remove the address of a given input. Verifies results from sensing and stores errors, if there is any for PROD and PRODV.
SM1	Used to set initial conditions for SUM and SUMV.
SM2	Used to address a given P-term for SUM and SUMV.
SVER	Used to establish verification conditions, sensing for SUM and SUMV.
INC3	Will increment the value in location 104 by one. If this value is greater than 47, it causes a jump.
INC2	Will increment the contents of location 100 by one. If the value is greater than 15, it will cause a jump.
INC1	Will increment the contents of location 100 by one and if this value is greater than 7, it will cause a jump.

TABLE XIV Minor Programs in the Algorithm (Continued).

ROUTINE NAME	OPERATION
SENCH	Will examine if the contents of location 1Q5 is one and cause a jump, otherwise it will return "no jump".
CHECK	Will examine if accumulator ACO bit zero is one and will cause a jump, if so.
PRINT	If location 10A does not contain zero, it will print ERROR ***.
ESUM	<p>Will print the following message:</p> <p>SUM P-nn OUTPUT a,b,c,...</p> <p>Where: nn is the P-term number stored in location 104, a,b,c are output numbers stored in location 10B-112.</p>
EPRD	<p>Will print the following message:</p> <p>PRD P-nn IaJ, bJ, ...</p> <p>Where: nn is the P-term number stored in location 104,</p> <p>a, b, c are input numbers stored in bits 0-3 of locations 10B-11A,</p> <p>J is a code to represent input status as follows:</p> <p>I uncomplemented, C complemented</p> <p>D don't care B both fuses intact.</p> <p>Storage of J is in bits 4-7 of locations 10B-11A.</p>

TABLE XIV Minor Programs in the Algorithm (Continued).

ROUTINE NAME	OPERATION
EOUT	<p>Will print the following message:</p> <p>OUTPUT a, b, c</p> <p>Where: a,b,c are output numbers stored in locations 10B-112.</p>
PRPT	<p>Will print the P-term numbers.</p>
ERST	<p>Will store the quantity of errors in location 10A. The PLA elements causing the errors are stored in consecutive locations, starting with 10B.</p>
SENDA	<p>Will print data in ASCII characters stored in ACO. Accumulator AC3 points to the original memory location of the ASCII character.</p>
SHIFT 3	<p>Will shift the contents of locations 101,102,103 one bit to the right.</p>
SHIFT 2	<p>Will shift the contents of location 10E and 101 one bit to the right.</p>
SHIFT 1	<p>Will shift the contents of location 101 one bit to the right.</p>
SENDN	<p>Will send the number stored in ACO to the TTY for printing.</p>

TABLE XIV Minor Programs in the Algorithm (Continued).

ROUTINE NAME	OPERATION
SENSE 1	Will sense a specified PLA output and store the result in location 105.
SENSE 2	Will sense a specified PLA output and store the result in location 106.
FIN	Will send reset signals to system through addresses 90C0 and A000.

V. HARDWARE OVERVIEW AND MICROCOMPUTER INTERFACE

5.1 HARDWARE OVERVIEW

The block diagram of the hardware section is shown in Fig. 5.1. As described earlier, the hardware is divided into two major sectors; the microcomputer interface and the PLA interface. The PLA interface is implemented in CMOS logic gates, while the microcomputer interface is implemented in TTL gates. Three boards were used to build the hardware, using available parts. The hardware accepts 16-bit input and can be linked to any system which can provide such inputs. The hardware recognizes addresses 9000 and A000 for its input and uses address C000 as an output to the microcomputer. It is also wired for a PLA of 28 pins. The PLA pins consist of 16 inputs (having 0, 5V, 10V or open voltage levels), 8 outputs, (having 0, 5V, 10V, 17V, or open voltage levels), and 4 pins for the remaining connections.

5.2 MICROCOMPUTER INTERFACE

All microcomputer signals, interconnecting the interface, are with respect to the LCDS interface bus. Should the signals be microcomputer outputs, addresses arrive first and are latched, then decoded. The decoded output addresses of 9000 or A000 are used to latch output data and input address C000 controls the tri-state buffer input to the microcomputer. The TTL levels are converted to CMOS levels, because CMOS levels are needed in the




Figure 5.1 Hardware Block Diagram.

PLA interface circuit. The output of the sensing function, which is used to verify required outputs, is transferred to TTL levels as required for microcomputer inputs. The sensing function is applied to the microcomputer only if address C000 is first received from the LCDS interface bus.

The upper part of the hardware block diagram (Fig. 5.1) shows the sections of the microcomputer interface.

5.2.1 Microcomputer Address/Data Bus

The bidirectional trceiver elements are used to buffer the 16-bit, time multiplex address/data bus for up to 30 TTL loads. This buffered parallel input/output bus has the address and data multiplexed on it in the form of an address output followed by a data transfer interval [13].

A special set of strobes determines whether the microcomputer is to provide an output or anticipates an input. The LCDS address/data transfers are synchronized by a: (1) negative buffered address strobe (NBADS) for addresses, (2) buffered output data strobe (BODS) for output data, and (3) buffered input data strobe (BIDS) for input data. The signals NBADS, BODS, and BIDS are generated by the microcomputer and are shown in Fig. 5.2 [15]. Signal NBADS is used to latch address data because it appears in the middle of the valid address data time interval. Output data is latched using the trailing edge of BODS which appears in the portion where output data is valid. Input data is valid around the trailing edge of BIDS. Hence the clock pulses surrounding the trailing edge of




Figure 5.2 I/O Signal Strobes.


IDS are chosen to signal the control of a tri-state buffer for transferring data from the PLA interface to the microcomputer.

5.2.2 Address Latching and Decoding

The circuit in Fig 5.3a is used to distinguish the addresses from the multiplexed address/data output. As mentioned before two addresses are used for microcomputer output data; 9000 and A000, and address C000 is used for microcomputer input data. Only bits 12 through 15 are needed for decoding these addresses. This is because the off-board address space is between addresses 1000 and EFFF. Since the microcomputer service programs do not use the off-board addresses, the only signals arriving to these addresses pertain to peripherals. Therefore, when bits 15 and 12 are high and bit 14 is low the address ranges are 9000 to 9FFF or B000 to BFFF. This means if a peripheral uses any of the above mentioned addresses, it needs sense only the state of these three bits. Address A000 was actually chosen from the ranges A000 to AFFF and B000 to BFFF. Address C000 was chosen from the ranges C000 to DFFF.

The circuit shown in Fig. 5.3a is used to latch the address data. As it is evident from the Fig. 5.3c waveforms, when NBADS becomes low in the middle of the address data, the output of the latch (Q) follows the input data. When NBADS is high, Q maintains its present state. The functional table of the latch used is shown in Fig. 5.3b.


The circuit shown in Fig 5.4a is used to decode the addresses.



a. Circuit Used to Latch the Address Data


D	G	Q	\bar{Q}
L	H	L	H
H	H	H	L
X	L	Q_o	\bar{Q}_o

b. Functional Table of the Bistable Latch.




c. Waveform Diagram of a Bistable Latch

Figure 5.3 Circuit and Waveforms of Address Data Latching.



a. Circuit Used to Decode Latched Address Data.



b. Waveforms of the Circuit in Part (a).

Figure 5.4 Circuit and Waveforms of Address Decoding.


In the circuit the bits needed for each address are fed to a decoder (NAND gate array). The waveforms of Fig. 5.4c indicate that, for address 9000, Q15, $\bar{Q}14$ and Q12 are simultaneously high. Should BODS be high, the signal for latching the data of address 9000 (S_{9000}) assumes a low logic level. The signal S_{9000} will follow BODS and it will go high when BODS goes low. Similarly, the signal for latching the data of address A000 (S_{A000}) will go low when BODS, Q15, $\bar{Q}14$ and Q13 are high. For the input address, its latching signal will be the complement of IDS, provided that address data signals Q15, Q14 and $\bar{Q}13$ are high.

5.2.3 Output Data Latching

Because the trailing edge of BODS is in the region of valid output data, this time instant can be used as the clock trigger for the data latches. The circuit shown in Fig 5.5a is used to latch data bits 00 through 14 for address 9000. A similar circuit is used to latch output data bits 00 through 14 for address A000, but with S_{A000} as the CLK signal. As shown in the waveforms Fig 5.5c, the output data is latched when the CLK has a low to high transition. Output data bits 5 and 13 are shown as an example of latching the output data at address 9000. Figure 5.4b shows the functional table of the D-type flip-flop used in the circuit to latch output data.

5.2.4 Input Data


Tri-state buffers are used in the input data path to the



a. Circuit Used to Latch Data for Address 9000.

CLR	CLK	D	Q
L	X	X	L
H	↑	H	H
H	↑	L	L
H	L	X	Q_0
H	H	X	Q_0

b. Functional Table of the D-TYPE FLIP FLOP Used in Part (a).




c. Waveforms Showing Data Latching of BD05 and BD13 in Address 9000.

Figure 5.5 Circuit and Waveforms Used to Latch Data for Address 9000.

microcomputer. The tri-state buffers are required because many sources utilize the LCDS interface bus. Therefore, only one source at a time can have a bus connection. The circuit shown in Fig 5.6a is used to signal that the input to the microcomputer is allowed. The waveforms for the circuit are shown in Fig 5.6d. Since the data input is valid around the trailing edge of BIDS, the upward transision of the CLK is used to signal (clock) the control of the tri-state buffer. The S_{C000} signal will go low when BIDS goes high. Then Q will follow D (S_{C000}), when an upward transi-tion of the CLK exists. Hence, Q will go low when D is low and it will go high when D is high. The functional table of the D-type flip-flop used here is shown in Fig 5.6b.

5.2.5 TTL-CMOS Interface

The CMOS technology is used in the PLA interface circuits. The reason CMOS was chosen is that it can operate with the high voltage levels (e.g. 17V) required by the PLA burn-in procedure. Standard TTL gates are limited to 5 V. However, when interfacing CMOS and TTL, voltage levels and current values need to be taken into consideration. Table XV compares CMOS and TTL input and output specifications for a power supply voltage between 4.5 V and 5.5 V [17]. It is clear from the table that the guaranteed TTL output voltage of 2.4 V is lower than the minimum CMOS input voltage required to guarantee switching, i.e. 3.5 volts. The use of a pull-up resistor, R_A in Fig 5.7a, compensates for the differ-




a. Circuit Used to Transfer Data to Microcomputer.

PR	CLR	CLK	D	Q	\bar{Q}
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	TOGGLE	
H	H	↑	H	L	L
H	H	↑	L	L	H
H	H	L	X	Q_0	\bar{Q}_0
H	H	H	X	Q_0	\bar{Q}_0

IN	C	OUT
L	L	L
H	L	H
X	H	OPEN

b. Functional Table of the D-TYPE FLIP FLOP Used in Part (a).

c. Functional Table of the Tri-state Buffer Used in Part (a).




d. Waveforms of Data Input.


Figure 5.6 Data Input to the Microcomputer.

TABLE XV **TTL and CMOS Input and Output Specifications**
at a Supply Voltage Between +4.5V and 5.5V.

PARAMETER	SYMBOL	TTL	CMOS	UNIT
Maximum voltage level for logic-0 input	V_{IL}	0.8	1.5	V
Maximum voltage level for logic-0 output	V_{OL}	0.4	0.5	V
Maximum voltage level for logic-1 input	V_{IH}	2	3.5	V
Maximum voltage level for logic-1 output	V_{OH}	2.4	4.5	V
Maximum input source current at logic 0	I_{IL}	-1.6×10^3	-1	μA
Maximum output sink current at logic 0	I_{OL}	16	1.7	m A
Maximum input sink current at logic 1	I_{IH}	40	1	μA
Maximum output source current at logic 1	I_{OH}	-400	-1.7×10^3	μA



a. TTL to CMOS Interface



b. CMOS to TTL Interface

Figure 5.7. CMOS - TTL Interface.

ence. The minimum value of R_X is fixed by the maximum sink current. The maximum resistance is determined by the "off" leakage current of the TTL output sink transistor. The value of R_X between 1.5 and 4.7 K Ω are suitable for all TTL families [15]. A value of 2.2 K Ω is used for the system described herein. When the V_{DD} supply voltage is greater than +5V, high voltage open-collector output TTL circuits, such as the 7416 gate, is used in conjunction with CMOS 4049 or 4050 buffers as shown in Fig. 5.7a. The value of the pull-up resistor R_X , for V_{DD} at 10 V, is 39 K Ω [19].

In the CMOS to TTL interface, the requirement is to sink sufficient current in the low output state at a maximum output voltage of 0.4 volts [18]. The 4049 and 4050 buffers are used, as shown in Fig. 5.7b for this purpose. They have the advantage of accepting a maximum input voltage of 5 to 15 V and can provide outputs at TTL levels.

The system was therefore designed such that all latched data needed to be transferred to 10 volts CMOS levels use the interface circuit of Fig 5.7a, with $R_X = 39K\Omega$. Data transferred to 5 volts CMOS levels utilize the circuit in Fig 5.7a, with $R_X = 2.2 K\Omega$. The CMOS high voltage levels are transferred to TTL level by using circuit 5.7b.

5.3 MICROCOMPUTER INTERFACE ASSEMBLING

One PC board (board 1) was used for the microcomputer interface circuit. The schematic diagram for board 1 is shown in

Fig. 5.8. The ICs board locations are shown in Fig. 5.9. The I/O signals for the board are shown in Fig. 5.10. The parts list is provided by Table XVI. The notation (1, I) is used to indicate pin I of board 1.




Figure 5.8 Microcomputer Interface Circuit (Board 1)




Figure 5.9 IC Organization for Board 1.

	FRONT	BACK	
B _{CCP}	1	2	BD00
B _{CCS}	3	4	BD01
B _{CCL}	5	6	BD02
B _{PEH}	7	8	BD03
B _{FEL}	9	10	BD04
B _{IXCE}	11	12	BD05
B _{IH}	13	14	BD06
B _{OPH}	15	16	BD07
B _{OPL}	17	18	BD08
B _{OPF}	19	20	BD09
B _{sense}	21	22	BD10
B _{CE}	23	24	BD11
B _{IX}	25	26	BD12
B _{sen7}	27	28	BD13
B _{ICE}	29	30	BD14
	31	32	T
GND	33	34	NBADS
	35	36	BD15
+5V	37	38	CLK
	39	40	BIDS
+10V	41	42	BODS
A _I	43	44	
A ₅	45	46	
A ₄	47	48	
A ₃	49	50	
A ₂	51	52	
A ₁	53	54	
A ₀	55	56	
	57	58	
P	59	60	
A _F	61	62	
A	63	64	
P ₃	65	66	
P ₂	67	68	
P ₁	69	70	
P ₀	71	72	

Information from PLA Interface

(Note. Empty Locations : No connection)

Figure 5.10 I/O Signals for Board 1.

TABLE XVI Parts List for Microcomputer Interface (Board 1).

PART SYMBOL	PART #	DESCRIPTION	QTY
IC 6,12,18,3,9,15	SN74174	Hex latch	6
IC 2,8,14,5,11,17	SN7416	Hex inverter	6
IC 2,3	SN7475	Quad latch	1
IC 21,22	SN7420	Dual 4-input NAND	2
IC 20	SN7474	Dual latch	1
IC 19	SN74125	Quad tri-state buffer	1
IC 1,7,4,10,16	F 4049 PC	Hex inverter	5
IC 13	F 4050 PC	Hex buffer	1
R ₂		39 K Ω resistor (1/4 watt)	21
R ₁		2.2 K Ω resistor (1/4 watt)	8
R ₃		470 Ω resistor (1/4 watt)	1
C ₁		1000 pF capacitor (50V)	1
		72-pin socket	1
		72-I/O IC board	1

6.1

GENERAL

The PLA interface employs the CMOS logic family. As shown in Fig. 5.1, the PLA interface operates on signals generated by the microcomputer interface. These signals control the circuits which provide the voltage levels to the PLA pins. These voltage levels are defined by the manufacturer (Appendix A). The PLA pins are divided into 6 different sets indicated by Table XVII.

6.2

DESIGN AND ANALYSIS OF PLA INTERFACE CIRCUITS


6.2.1 Transmission Gate

An important circuit element used by the PLA interface circuit, is the transmission gate (TG). Its symbol and representation are shown in Fig. 6.1. When the control voltage is high TG will behave as a low valued resistance (r_{on}). When the control voltage is low TG will be essentially an open circuit (r_{off}). The off resistance (r_{off}) is very high ($1.8 \times 10^{11} \Omega$) and it needs very sophisticated equipment to measure it [19]. Because of its non-linear behavior the "off" leakage current instead is normally considered. A typical value of the leakage current when TG is off is about 100 pA at 18V. The TG is a bilateral device which means that its input can be used as an output and vice versa. Selected r_{on} values are shown in Table XVIII. An approximate relation for r_{on} is [18]:


$$r_{on} = \frac{|V_I - V_O|}{|V_O - V_2|/R_L}$$

TABLE XVII PLA Pins .

#	NAME	SYMBOL	PIN QTY
1	Chip Enable	$\overline{\text{CE}}$	1
2	Input Variable	I_K	16
3	Supply Voltage	V_{CC}	1
4	Fuse Enable	FE	1
5	Output Functions	F_J	8
6	Ground	G	1



a. Transmission Gate Symbol.



b. Transmission Gate Representation.

Figure 6.1. CMOS Transmission Gate.

TABLE XVIII Selected Values of r_{on} .

SUPPLY VOLTAGE V_{DD} (V)	INPUT VOLTAGE V_I (V)	OUTPUT VOLTAGE V_O (V)	V_2 (V)	LOAD R_L (Ω)	r_{on} (Ω)
10.50	10.50	10.16	0	1800	60.24
10.50	10.50	10.33	0	3600	59.24
10.50	4.51	4.51	0	82K	2.0 (measured)
10.50	0.0	0.02	5.01	10K	40.08
17.50	10.5	10.07	0	910	38.86
17.50	0.0	0.03	5.01	4.7K	28.31

6.2.2 Chip Enable (CE) Circuits

The $\overline{\text{CE}}$ signal is to assume exactly one of the following states |12|:

1. $V_{\text{IX}} : 9.5 \leq V_{\text{IX}} \leq 10.5 \text{ V} @ 5 \text{ mA}$
2. $V_{\text{IH}} : 2.4 \leq V_{\text{IH}} \leq 5.5 \text{ V} @ 50 \mu\text{A}$
3. $V_{\text{IL}} : 0 \leq V_{\text{IL}} \leq 0.8 \text{ V} @ -0.5 \text{ mA}$
4. Open: High impedance

To implement these states, the circuit in Fig. 6.2a was designed. When B_{IXCE} is high, $V_{\overline{\text{CE}}}$ will assume the voltage V_{IX} . Its value, due to loading, is calculated by the following equation (assuming other gates are off with negligible leakage current):

$$V_0 = V_{\text{IN}} - I_L r_{\text{on}} \quad (6.1)$$

Where: V_0 in this case is $V_{\overline{\text{CE}}}$ and V_{IN} is 10.5V (B_{IXCE} high),

I_L is the load current specified by the manufacturer,


r_{on} is approximated from Table XVIII.

Substituting:

$$V_{\overline{\text{CE}}} \approx 10.5 - 5 \times 10^{-3} \times 60 = 10.2 \text{ V}$$

The above is in the limits of the specified V_{IX} .

Also, when B_{IXCE} is high, the NOR gate prevents conflicting voltages from

a. $\overline{\text{CE}}$ Pin Circuit Diagram

B_{IXCE}	$B_{\overline{\text{CE}}}$	B_{ICE}	TG1	TG2	$V_{\overline{\text{CE}}}$
0	0	0	off	on	V_{IL}
0	0	1	off	on	V_{IH}
0	1	X	off	off	Open
1	0	X	on	off	V_{IX}
1	1	X	on	off	V_{IX}

b. Truth Table for $\overline{\text{CE}}$ Circuit in part (a)Figure 6.2. Circuit Diagram and Truth Table of $V_{\overline{\text{CE}}}$

being applied to pin \overline{CE} . If $\overline{B_{CE}}$ and B_{IXCE} are both low TG2 is on, as evidenced from the truth table shown in Fig. 6.2b. For this case $\overline{V_{CE}}$ will assume the same value as the input B_{ICE} . If $\overline{B_{CE}}$ and B_{IXCE} are both low, then if B_{IXCE} goes high, $\overline{V_{CE}}$ will change from V_{IH} or V_{IL} to V_{IX} . The propagation delay, which temporarily allows a conflict, has been found to be negligible experimentally.

At B_{ICE} high, $\overline{V_{CE}}$ in accordance with equation 6.1, will equal:

$$\overline{V_{CE}} \approx 5.2 - 50 \times 10^{-6} \times 2 = 5.2 \text{ V}$$

For B_{ICE} low:

$$\overline{V_{CE}} \approx 0.05 - (-0.5 \times 10^{-3} \times 40) = 0.03 \text{ V}$$

Both values satisfy the V_{IH} and the V_{IL} limitations.

When B_{IXCE} is low and $\overline{B_{CE}}$ is high both gates are off. Hence, the \overline{CE} pin input is connected to a high impedance path having a very small total leakage current. Two such leakage currents exist for the TG's and the total equals about 200 pA.

6.2.3 Input Variable (I_K) Circuits

The PLA input variable pins will be at one of the following states |12|:

1. $V_{IH} : 2.4 \leq V_{IH} \leq 5.5 \text{ V} \quad @ 50 \mu\text{A}$

2. $V_{IL} : 0 \leq V_{IL} \leq 0.8 \text{ V} \quad @ -0.5 \text{ mA}$
3. $V_{IX} : 9.5 \leq V_{IX} \leq 10.5 \text{ V} @ 2.5 \text{ mA}$
4. Open: High impedance


The circuit shown in Fig 6.3a is used to enact the states for each input variable. The address part of the circuit is applied only to inputs I_0 through I_5 . Table XIX shows the relation between input signals and input variable and voltage (V_{IK}) levels. One state is selected at a particular time, using the software. A hardware protective circuit is also used here because it was simpler to accomplish than by software. For example, a conflict between B_{IX} and A is potentially possible. However, A is protected via the NOR gate shown. Conflicts between B_{IH} and other state signals are protected through software.

When B_{IH} is high, all input variables are at V_{IH} voltage level. The voltage at each input variable designated as is V_{IK} ($K = 1, \dots, 16$) and, in accordance with equation 6.1:

$$V_{IK} \approx 5.2 - 50 \times 10^{-6} \times 2 = 5.2 \text{ V}$$

This value satisfies the V_{IH} limitations.

When A is high and B_{IX} is low, input variables I_0 through I_5 will assume the values of A_0 through A_5 (V_{IL} or V_{IH}) according to corresponding subscripts. Other variables are at V_{IX} . The



a. Circuit Used to Realize Input Variables States .

INPUT						OUTPUT			
P ₃	P ₂	P ₁	P ₀	P ₃	P ₂	B _{P0}	B _{P1}	B _{P15}	
0	0	0	0	0	0	1	0	0	
0	0	0	0	0	0	0	1	0	
0	1	1	1	1	1	0	0	1	
1	x	x	x	x	x	0	0	0	

b. Partial Truth Table for 4 - 16 Decoder.

Figure 6.3 Input Variables Circuit Diagram.

TABLE XIX Input Variables Voltage Levels
Selected Via Input Signals.

B_{IH}	A	B_{IX}	P	INPUT VARIABLE VOLTAGE LEVELS	
0	0	0	0	V_{IX}	
0	0	0	1	Selected I_K assumes the voltage level of $A_I(V_{IH}$ or V_{IL}). Other inputs are at V_{IX} .	
0	0	1	0	Open	
0	0	1	1	Open (software protected, does not exist) (NA)	
0	1	0	0	Inputs I_0-I_5 assume the values of A_0-A_5 (V_{IH} or V_{IL}). Others are at V_{IX} .	
0	1	0	1	Open	(NA)
0	1	1	0	Open	(NA)
0	1	1	1	Open	(NA)
1	0	0	0	Open	(NA)
1	0	0	1	Open	(NA)
1	0	1	0	V_{IH}	
1	0	1	1	Open	(NA)
upto					
1	1	1	1	Open	(NA)

circuit analysis for A high, provided B_{IX} is low, is similar to the generation of the $\overline{V_{CE}}$ signal for the values V_{IL} or V_{IH} .

If B_{IX} is low, provided that A is low (for variables I_0 through I_5) and B_{PK} is low for a given input variable, pin I_K will be at V_{IX} . Hence, the voltage applied to I_K using equation 6.1:

$$V_{IK} \approx 10.5 - 2.5 \times 10^{-3} \times 60 = 10.35 \text{ V}$$

When B_{PK} is high, and B_{IX} is low, input variable I_K will assume the value of V_{AI} (V_{IL} or V_{IH}). Other input variables will be at V_{IX} . The 4-16 decoder is used to select which of the input variable will be at the voltage level of V_{AI} . The 4-16 decoder partial truth table is shown in Fig. 6.3b. The circuit analysis for B_{PK} high is similar to the generation of $\overline{V_{CE}}$ signal for the values V_{IL} or V_{IH} .

When B_{IH} , A, P are low and B_{IX} is high, the input variables will be at the open state, with leakage current of about 400 pA for variables $I_0 - I_5$ and 300 pA for variables $I_6 - I_{15}$.

6.2.4 Circuit Assemblies for Signals to Pins \overline{CE} and I

The \overline{CE} and I circuits are built on one board (board 2). The circuits schematics is shown in Fig. 6.4. The chip organization and I/O signals to board 2 are shown in Figures 6.5 and 6.6 respectively. All parts used in board 2 are listed in Table XX.




Figure 6.4 Schematic Circuits for Board 2.




Figure 6.5 IC Organization for Board 2.

		FRONT	BACK	
Input Variable 15.		1	2	
		3	4	
		5	6	
		7	8	
		9	10	
		11	12	B _{IX} CE
		13	14	B _{IH}
		15	16	
		17	18	
		19	20	
		21	22	B _{CE}
		23	24	B _{IX}
		25	26	
		27	28	B _{ICE}
		29	30	
		31	32	
		33	34	+10.5V
		35	36	
	CE	37	38	+5.2V
		39	40	
	I ₁₅	41	42	GND
	I ₁₄	43	44	A _I
	I ₁₃	45	46	A ₅
	I ₁₂	47	48	A ₄
	I ₁₁	49	50	A ₃
	I ₁₀	51	52	A ₂
	I ₉	53	54	A ₁
	I ₈	55	56	A ₀
	I ₇	57	58	
	I ₆	59	60	P
	I ₅	61	62	
	I ₄	63	64	A
	I ₃	65	66	P ₃
	I ₂	67	68	P ₂
	I ₁	69	70	P ₁
	I ₀	71	72	P ₀

(Note. Empty locations : No connection)

Figure 6.6. I/O Signals for Board 2.

TABLE XX Parts List for Board 2

IC #	PART #	DESCRIPTION	QTY
22	F 4556 PC	3-8 decoder (low output)	1
15,16	F 4555 PC	3-8 decoder (high output)	2
1-7, 11-13, 17-20	F 4016 PC	Transmission gate with low r_{on} resistance ($\approx 50\Omega$)	14
14, 22	F 4025 PC	Tri, 3-input NOR	2
8,9,10	F 4001 PC	Quad, 2-input NOR	3
	-	72-pin socket	1
	-	72-I/O IC board	1


6.2.5 Switching Transistor Analysis

The common emitter transistor operates in three regions:


1. Cutoff region; when $V_{BE} < 0.6 \text{ V}$
2. Active (linear) region; when $0.2 \leq V_{CE} \leq V_{CC}$, $I_C = \beta I_B$.
3. Saturation region; when $V_{CE} \leq 0.2 \text{ V}$

The transistor equivalent circuits for the three regions are shown in Fig. 6.7. The equivalent circuits are for a NPN transistor. In the cutoff region the input resistance is very high, and the transistor output is nearly an open circuit, with a leakage current less than 1 μA . In the linear region, the input resistance is about 1 K and the collector current follows the base current multiplied by a factor of β . In the saturation region the collector current depends on V_{CC} and the saturation resistance r_s with $V_{CE} \leq 0.2 \text{ V}$.


To insure that the transistor gets into the saturation region, a forced gain is used, determined by a divisor factor from 1.5 to 3 of $(h_{FE})_{\min}$. The higher the divisor factor, the better the likelihood that the transistor is in saturation. Some of the specifications of the transistors used in PLA interface are shown in Table XXI [21, 22]. The above concepts and specifications will be utilized in the subsequent subsections.



a. Cutoff Region.



b. Linear Region.



c. Saturation Region.

Figure 6.7. Transistor Equivalent Circuits.

TABLE XXI Specifications for Transistors .

#	$(h_{FE})_{\min}$	$(IC)_{\max}$ (A)	I_{CEO} (MA)	TYPE	
2N 3904	40	200×10^{-3}	0.1×10^{-3}	NPN	Si
2N 3638A	80	500×10^{-3}	50×10^{-6}	PNP	Si
TIP 32A	20	3.0	0.3	PNP	Si
TIP 140	500	10.0	2	NPN	Si

6.2.6 PLA Supply Voltage Pin (V_{CC})

There are four states for V_{CC} [12]

1. $V_{CCL} : 0 \leq V_{CCL} \leq 0.8 \text{ V} \quad @ 350 \text{ mA}$
2. $V_{CCP} : 4.75 \leq V_{CCP} \leq 5.25 \text{ V} \quad @ 1000 \text{ mA}$
3. $V_{CCS} : 8.25 \leq V_{CCS} \leq 8.75 \text{ V} \quad @ 1000 \text{ mA}$
4. Open : High impedance

Only one of the states shown above can exist at a particular time. Software is utilized to accomplish this task. The circuit shown in Fig. 6.8 is used to realize the required V_{CC} values. When B_{CCP} is high, V_{CC} will be at V_{CCP} . The following equations are used to find values of R_1 and R_2 such that both transistors will saturate.

Transistor Q_2 has $(h_{FE})_{\min}$ of 20 (Table XXI). Utilizing the factor of 1.5, $(h_{FE})_{\text{forced}}$ is 13.33. Hence:

$$I_{B2} = I_{C1} = I_{C2} / (h_{FE})_{\text{forced}} = 1 / 13.3 = 75 \text{ mA}$$

$$R_2 = \frac{V_E - (V_{BE})_{\text{sat}} - (V_{CE})_{\text{sat}}}{I_{B2}} = \frac{5.2 - 0.7 - 0.2}{75 \times 10^{-3}} = 57.33 \Omega$$

Where: V_E is the emitter voltage.

$(V_{BE})_{\text{sat}}$ is the base-emitter voltage at saturation




Figure 6.8 Circuit Used to Realize the Supply Voltage States.

$(V_{CE})_{sat}$ is the collector-emitter voltage at saturation.

The value of $R_2 = 58\Omega$ was chosen.

Similarly for $(h_{FE})_{min}$, $\beta_1 = 40$ and $(h_{FE})_{forced} = 25$

$$I_{B1} = I_{C1}/25 = 3.00 \text{ mA}$$

$$R = \frac{V_{OH} - (V_{BE})_{sat}}{I_{B1}} = \frac{10.5 - 0.7}{3.0 \times 10^{-3}} = 3266.67 \Omega$$

Where: V_{OH} is the minimum generated CMOS output high voltage.

The value selected is $R_1 = 3.3 \text{ K}\Omega$.

When BCCS is high, V_{CC} will be at V_{CCS} . Computing similarly so for V_{CCP} , the value of R_3 and R_4 are $3.3 \text{ K}\Omega$ and 100Ω respectively.

When B_{CCL} is high, V_{CCL} will be applied to the V_{CC} pin.

For this case:

$$(R_6)_{max} = \frac{(V_{CCL})_{max} - (V_{CE})_{sat}}{I_{C5}} = \frac{0.8 - 0.2}{350 \times 10^{-3}} = 1.71\Omega$$

Choosing $R_6 = 1$ implies $V_{CCL} \leq 0.35 \text{ V}$.

$$R_5 = \frac{V_{OH} - (V_{BE})_{sat}}{350 \times 10^{-3}/250} = 7 \text{ K}\Omega.$$

The selected value is $R_5 = 6800 \Omega$.

The 2.2 K Ω resistors connected to transistors Q₂ and Q₄ are used to decrease the fall time. The 0.01 μ F capacitor connected to V_{CC} pin is recommended by the manufacturer.

When V_{CCP}, V_{CCS} and V_{CCL} are low, the V_{CC} pin will be connected to nearly an open circuit. The leakage currents of Q₂ and Q₄ and Q₆ are small. The total leakage current, using Table XXI:

$$|I_{LT}| = |I_{C2L} + I_{C4L} - I_{C5L}|$$

Where: I_{C2L} is the leakage current at I_{C2} when Q₂ is off,

$$0 \leq I_{C2L} \leq 0.3 \text{ mA.}$$

I_{C4L} is the leakage current at I_{C4} when Q₄ is off,

$$0 \leq I_{C4L} \leq 0.3 \text{ mA}$$

I_{C5L} is the leakage current at I_{C5} when Q₅ is off,

$$0 \leq I_{C5L} \leq 2 \text{ mA}$$

Therefore :

$$|I_{LT}| \leq 2 \text{ mA.}$$

6.2.7 Fuse Enable Pin (FE)

The following states are to be assumed by pin FE of the PLA |12|:

1. V_{FEL}: 1.25 \leq V_{FEL} \leq 1.75V @ -1 mA
2. V_{FEH}: 16 \leq V_{FEH} \leq 18V, -10 \leq Rise time \leq 50 μ sec, @ 325 mA
3. Open: High impedance

The circuit shown in Fig. 6.9 is used to realize the FE states. When B_{FEL} is high, V_{FE} will be at V_{FEL} . The analysis equations are similar to the computation in section 6.2.6 and the computed values are $R_{12}=1.5 \text{ K}\Omega$ and $R_{11} = 20 \text{ K}\Omega$. When $B_{FEH} = B_{FEL} = 1$, Q_7 and Q_8 are ON. With V_{FE} at 17.5V, the current passing through the $1.5 \text{ K}\Omega$ resistor will be:

$$I_{R_{12}} = \frac{17.5 - (V_{CE})_{sat7} - (V_{CE})_{sat8}}{R_{12}} = \frac{17.5 - 0.2 - 0.2}{1.5 \times 10^3} = 11.6 \text{ mA}$$

Transistor Q_8 will tolerate a maximum collector current of 200 mA, while Q_7 can tolerate 500 mA (Table XXI). Therefore no damage is inflicted on the circuit for this input condition. The output voltage V_{FE} will be at about 17.3 V ($17.5 - (V_{CE})_{sat}$) which is in the limits of V_{FEH} .

When V_{FE} is to have a transition to the value V_{FEH} , its rise time (T_R) is to be about 30 μsec ($10 \leq T_P \leq 50 \mu\text{sec}$). During most of this rise time interval the collector current of Q_7 essentially follows the base current by a linear relationship. Thus, if the base current is adjusted such that it has a rise time of 30 μsec in the linear region and transistor Q_7 does not saturate, then the desired output is achieved. The equivalent circuit for Q_6 , which provides the base current, is drawn in Fig. 6.10. Since B_{FEH} is high during the rise time, the diode is reverse biased. Part (a) of Fig. 6.10 represents Q_6 in its cutoff region, while part (b) is for Q_6 in the linear region. Transistor Q_6 has a very high input resistance compared to R_9 because of a small base to emitter voltage. Hence, the parallel combinations of r_{off} , R and r_C , R_9 are nearly







Figure 6.9 Circuit Diagram for Fuse Enable Pin (FE).




a. Q_6 is in Cutoff Region and D is Off.




b. D is Off and Q_6 in Active Region.



c. D is on and Q_6 is in Saturation Region.



d. D is On and Q_6 is in Saturation Region.



e. D is On and Q_6 is in Linear Region.

Figure 6.10 Circuits Used to Calculate Rise Time and Fall Time of V_{FE} .

R_7 and R_9 , respectively. The voltage V_{B1} (Fig. 6.10a) will therefore have a maximum steady state voltage (V_{BS}) of:

$$V_{BS1} = \frac{V R_9}{R_7 + R_8 + R_9}$$

Where: V is the steady state voltage of V_{IN} .

The time constant for the circuit is:

$$\tau_1 = \frac{R_7(R_8 + R_9)}{R_7 + R_8 + R_9} C$$

Assuming zero initial conditions,

$$V_{B1} = V_{BS1}(1 - e^{-t/\tau_1}) = 1.01(1 - e^{25.4 \times 10^{-6} \frac{-t}{\tau_1}})V$$

When V_{B1} is at about 0.60 V, Q_6 will enter the active region. In the linear region r_L is about 2.0 K Ω and $V_Y = 0.60$ V, as shown in Fig. 6.10b. The Thevenin equivalent for r_L , V_Y and R_9 is $V'_Y = 0.31$ and $R'_9 = 1047.6 \Omega$. The steady state value for V_{B2} (V_{BS2}) is:

$$V_{BS2} = \frac{(V - V'_Y)R'_9}{R_7 + R_8 + R_9} + V'_Y$$

The time constant for the circuit is:

$$\tau_2 = \frac{(R'_9 + R_8)R_7}{R_7 + R_8 + R_9} C$$

The initial condition for V_{B2} is 0.65 when the base input of Q_6 has a change in its equivalent circuit.

Therefore:

$$\begin{aligned} V_{B2} &= (V_{BS2} - 0.60)(1 - e^{-t/\tau_2}) + 0.60V \\ &= 0.2(1 - e^{25 \times 10^{-6} \frac{-t}{\tau_2}}) + 0.60V \end{aligned} \quad (6.2)$$

Transistor Q_7 base current corresponds to the collector current.

The minimum I_{C6} required to saturate Q_7 in 4.4 mA ($= I_{C7}/(h_{FE7})_{\min}$
 $= 355 \times 10^{-3}/80$). Since Q_6 is in the linear region:

$$I_{C6} = \beta I_{B6}$$

Where: β is the current gain (≈ 55).

Therefore for I_{CL} of 4.4 mA:

$$I_{B6} = \frac{4.4 \times 10^{-3}}{55} = 0.08 \text{ mA}$$

At $I_{B6} = 0.04$, $V_{B2} = I_{B6} \times r_L + V_Y = 4.4 \times 10^{-5} \times 2 \times 10^3 + 0.60 = 0.76V$.

Since the PLA represents a resistive load, the rise time (T_R) for V_{FE} is the rise time of I_{C7} . Furthermore, the rise time of I_{C7} is approximately the rise time of I_{C6} from I_{CE06} to $(I_{C6})_{\min}$. Again because of linearity, the rise of I_{C6} between the aforementioned values is the rise time of V_{B2} from 0.60V to 0.76V.

Rise time is defined to be the time required for a voltage transition from $[0.1(V_2 - V_1) + V_1]$ to $[0.9(V_2 - V_1) + V_1]$.

Where: V_2 is the final voltage (0.76V),

V_1 is the initial voltage (0.6).

Using equation 6.2 to calculate rise time:

at $V_{B2} = 0.60V$, $t_1 = 2.08 \mu\text{sec}$

at $V_{B2} = 0.76V$, $t_2 = 31.82 \mu\text{sec}$

Therefore $T_R = t_2 - t_1 = 29.74 \mu\text{sec}$. This value is within the rise time limits specified by the manufacturer ($10 \leq T_R \leq 50 \mu\text{sec}$).

As mentioned earlier Q_7 will go into saturation before Q_6 . The collector current of Q_7 at saturation will obey:

$$I_{C6} = \frac{V_{CC}}{r_S + R_L}$$

Where: R_L is the load resistance computed from the manufacture's specification of 355 mA at about 17.5V,

r_s is the saturation resistance for the saturation current at Q_7 ($V_{CE} \approx 0.2V$)

The circuits in Fig. 6.10d and e are used to calculate the fall time. The diode has a forward resistance r_f of about 1 K and V_d is about 0.7 V. Hence the Thevenin equivalent circuit for the diode and R_7 is $V_d' = 0.58V$ and $R_7' = 824.56$. At the beginning, Q_6 is in saturation with its V_{BE} about 0.8V (Fig. 6.10d) and will remain there until I_{B6} gets below $I_{B6 \min}$ of 0.55 mA $\left(\frac{V_{E7} - (V_{BE})_{sat} - (V_{CE6})_{sat}}{(h_{FE6})_{\min}} \right)$. When Q_6 enters the linear region, the circuit in Fig. 6.10e is used. Transistor Q_7 will remain in saturation until I_{C6} goes below $I_{B7 \min}$ (4.4 mA). For I_{B7} of 4.4 mA and using β of 55, I_{B6} will be at 0.08 mA and V_{B3} at 0.76V.

Transistor Q_6 base voltage is (using Fig. 6.10e):

$$V_{B3} = \left(\frac{V_{IN} - V_Y' + V_d'}{R_7' + R_8 + R_9} \right) R_9' + V_Y' - V_{B1} (1 - e^{-t/\tau_3}) + V_{B1}$$

Where:

V_{B1} = initial V_{B3} voltage when Q_6 goes into the linear region from saturation $\approx 0.8V$

$$\tau_3 = \frac{(R_8 + R_9') + R_7'}{R_7' + R_8 + R_9'} e = 5.3 \mu\text{sec.}$$

Therefore:

$$V_{B3} = -0.47(1 - e^{-\frac{t}{5.3 \times 10^{-6}}}) + 0.8 V.$$

The fall time is the time required for V_{B3} to fall from

0.76 V, at which I_{B6} is about 0.08 mA, to about 0.6 V at which Q_6 will enter cut-off (actually Q_7 will enter cut-off prior to $V_{B3} = 0.6$ V because I_{C6} will be very small ($\approx I_{CE06}$) before that value.):

$$\text{at } V_{B3} = 0.62, \quad t_2 = 2.56 \text{ } \mu\text{sec}$$


$$\text{at } V_{B3} = 0.74, \quad t_1 = 0.72 \text{ } \mu\text{sec.}$$

Therefore the fall time is about 1.84 μsec .


The input/out signals for the circuit of Fig. 6.10 are shown in Fig. 6.11a. Both signals have a common abscissa. The reader should notice the negligible fall time and the 30 μsec rise time, expanded in Fig 6.11b. The reader should bear in mind that the transistor parameters differ from one transistor to another of similar type. The analysis of the circuit followed in this section will be different for another pair of transistors; Q_6 and Q_7 . Hence rise time will vary from one pair to another and so it is suggested, for better controlled output characteristics, that variable resistances to be used for R_8 and R_9 and they should be adjusted each time Q_6 and Q_7 are changed.

The reader should also notice that in the analysis the capacitance of the devices were neglected. Because the transistors and the diode are switching devices, low capacitances exist.

When both B_{FEL} and B_{FEH} are low, V_{FE} will be nearly open with a leakage current of about 100 mA. The leakage current is the algebraic sum of the two leakage currents resulting from Q_7 and Q_8 .



a. I/O Signals for V_{FEH}



b. Rise Time of V_{FEH} about 30 μsec.

Figure 6.11 V_{FEH} I/O Signals and Rise Time Waveforms.

6.2.8 Circuit for Output Functions Pins

Each output function assumes one of the following states

|12|:

1. $V_{OPH}: 16 \leq V_{OPH} \leq 18 \text{ V}$ @ 325 ma.
2. $V_{OPL}: 0 \leq V_{OPL} \leq 0.8 \text{ V}$ @ -1 ma.
3. $V_{OPF}: 9.5 \leq V_{OPF} \leq 10.5 \text{ V}$ @ 10 ma.
4. Open: High impedance

Also F_0 through F_5 have two more possible states:

5. $V_{OHF}: 2.4 \leq V_{OHF} \leq 5.5 \text{ V}$ @ 100 μA
6. $V_{OLF}: 0 \leq V_{OLF} \leq 0.8 \text{ V}$ @ -1 mA

The circuit for the output F_J is shown in Fig. 6.12. The generation of states V_{OPH} and V_{OPL} is similar to that used for pin FE (V_{FEH} and V_{FEL}), except that V_{OPH} is selected via a 4-10 decoder. When B_{OPF} is high, the output selected by the 4-10 decoder is set to V_{OPF} . The resistance of the TG is 31Ω (Table XVIII), hence using equation 6.1 :

$$V_{FJ} = 10.5 - 10 \times 10^{-3} \times 31 = 10.2 \text{ V}$$

For address signals, when A_F is high, F_0 through F_5 will assume the same values as the inputs A_0 through A_5 . When A_J is low




Figure 6.12 Circuit Diagram for Output Functions.

V_{FJ} will be at:

$$V_{FJ} = 0.5 - (-1 \times 10^{-3}) \times 29 = 0.53 \text{ V}$$

If A_J is high (5 V), using equation (6.1) and Table XVIII, V_{FJ} will be

$$V_{FJ} \approx 5.2 - 100 \times 10^{-6} \times 29 = 5.2 \text{ V}$$

When all circuits are open for a given output function pin, V_{FJ} will be nearly open with a leakage current of:

$$|I_{FJL}| = |I_{C10L} + I_{OPFJL} + I_{AJL} - I_{C11L}|$$

The total leakage current is approximately 1 μA .

6.2.9 Sensing Function

Each output function pin is connected to a TG. In turn all outputs of the TG's are connected through a common point to the CMOS-TTL interface. The final result is transmitted back to the microcomputer via a tri-state buffer, as shown in Fig. 6.13. The output to be sensed is selected via a 4-10 decoder, with bit S_J used as the TG enable (C). Output 7 can be selected via the decoder or via bit "Sense 7". This is because, in verifying the AND matrix, bits P_0 through P_3 will be representing the P-term to be verified. Hence, the decoder cannot be used to select output 7. A resistor to ground is also connected to the input of the 10V/5V




Figure 6.13 "Sensing" Circuit Diagram.

buffer to prevent an open circuit, when all the TG's are open.

6.2.10 Circuit Assembly for PLA, V_{CC} , FE, and Output Pins

The supply voltage, fuse enable, and output functions circuits are assembled on one board (board 3). The schematic diagram is shown in Fig. 6.14 and the IC layout is shown in Fig. 6.15. The parts list is provided in Table XXII. The I/O signals to the board are shown in Fig. 6.16.

6.3 COMPARISON OF CIRCUIT SIGNALS AND THOSE SUPPLIED BY THE MANUFACTURER

Photographs were taken for the three burn-in procedures of signals so as to draw comparisons with the diagrams supplied by the manufacturer [12]. Each photograph shows pertinent voltage signals and the PLA pins for which these signals apply. Figure 6.17 shows waveforms of the output burn-in procedure. In this photograph, outputs F_0 , and F_1 are chosen to show T_{PR} and T_{PS} and V_{OPH} , V_{OPL} , t_p . The programming pulse V_{OPH} is to be about 17 volts, with a rise time (T_R) of about 30 μ sec and a pulse width (t_p) of 0.5 msec. In the photo V_{OPH} is 7.5 volts, the rise time is small and cannot be seen on the scale chosen, t_p is 0.5 msec.

When verifying the respective output V_{CC} should be increased from V_{CCL} of 0 volts to V_{CCS} of 8.5 volts. Also \overline{CE} drop from V_{IH}




Figure 6.14 Circuit Diagram for Board 3.





Figure 6.15 IC Organization for Board 3.


TABLE XXII Parts List for Board 3 .

144

#	PART #	DESCRIPTION	QTY
IC1-4,6,7	F 4016 PC	Transmission gates, low r_{on}	6
IC 5,8,11	F 4028 PC	BCD-to decimal decoder	3
IC 9	F 4011 PC	Quad 2-input NAND gate	1
IC 10	F 4049	Hex inverter	1
D	1N 4148	Switching diode	8
Q ₁	2N 3904	Switching transistor with $IC_{max}=200mA$	20
Q ₂	2N 3638 A	Switching transistor with $IC_{max}=1A$	9
Q ₃	TIP32A	Switching Transistor with $IC_{max}=3A$	2
Q ₄	TIP140	Switching Transistor with $IC_{max}=10A$	1
R ₄		75 Ω resistor, 1/4 watt	1
R ₅		110 Ω resistor, 1/4 watt	1
R ₆		68 Ω resistor, 1/4 watt	9
R ₇		1 Ω resistor, 1/4 watt	1
R ₈		20 K Ω resistor, 1/4 watt	3
R ₉		8.2 K Ω resistor, 1/4 watt	9
R ₁₀		10 K Ω resistor, 1/4 watt	11
R ₁₁		680 Ω resistor, 1/4 watt	9
R ₁₂		2.2 K Ω resistor, 1/4 watt	20
R ₁₃		560 Ω resistor, 1/4 watt	8
R ₁₄		1.5 K Ω resistor, 1/4 watt	1
C ₂		6800 pF capacitor, 50 V	9
C ₃		0.01 μF capacitor, 50 V	1
		72-Pin socket	1
		72 I/O-IC Board	1



a. Signals Supplied by the Manufacturer.



b. Output Signals of the Program.

Figure 6.17 Output Polarity Burn-in and Verify Signals.

(5 V) to V_{IL} of 0 volts, with a delay of t_D . The delay should be greater than 10 μsec . In the circuit it is about 24 μsec . The program time T_{PR} should obey the following eq. |12|:

$$\frac{T_{PR}}{T_{PR} + T_{PS}} < 50 \%$$

Where: T_{PS} is the pause time.


From the photo, $T_{PR} = 800 \mu\text{sec}$; and $T_{PR} + T_{PS} = 1750 \mu\text{sec}$.

Therefore:


$$\frac{T_{PR}}{T_{PR} + T_{PS}} = 46 \%$$

Figure 6.18 shows the waveforms of the product burn-in procedure. The quantities F_0 through F_5 are used for addressing the P-term and they are not shown in the photograph.

The OR matrix burn-in procedure waveforms are shown in Figure 6.19. Supply voltage V_{CC} is always set at V_{CCS} (8.5 V) in this procedure, while I_0 through I_5 are used to address the P-term to be used. It is believed that the information provided about the output burn-in can be utilized in understanding the waveforms of Figures 6.18 and 6.19.




a. Signals Supplied by the Manufacturer




b. Signals As Supplied by "PROD"

Figure 6.18 AND Matrix Burn-in and Verify Signals.



a. Waveforms Supplied by the Manufacturer.



b. Output Signals of the Program

Figure 6.19 OR Matrix Burn-in and Verify Signals.

Logical elements are used to fabricate logical designs. To minimize cost, a minimum number of elements should be used. Large scale integration (LSI) makes it possible to have hundreds of gates on only one chip. The LSI technology has reduced digital system cost by this means.

The programmable logic array (PLA) is an LSI device. It is a two level AND-OR logic circuit. A typical PLA has 16 inputs and 8 outputs. It can perform a large variety of digital functions by means of programming the corresponding AND-OR interconnections. A major limitation of its function repertoire is the number of available AND gates. Hence, for economic use of the PLA, a minimization algorithm to reduce the number of AND gates is needed. Furthermore, automatic programming requires that a microcomputer control system be used. The purpose of the computer is to perform the steps necessary to program the PLA. The microcomputer system will minimize time required to program the PLA, as well minimizing cost of labor and human errors.

In this work, a prototype microcomputer control system to program the PLA was developed. The minimization algorithm was previously developed and it is operational on the UPM IBM system.

The microcomputer system input data uses hexadecimal notation and the user can use the output of the minimization algorithm as input data. The system operation is principally software dependent.

This was an intentional design strategy to minimize hardware design. The output of the microcomputer controls the interface hardware. At the time being, 29 bits are needed to control the hardware. The system is made flexible for further modification so that verifying and programming procedures can be altered to suit the user's desire. The system, as it now exists, follows the Signetics 82S100/101 PLA specifications for programming a 16 input, 8 output device, with a verifying procedure [12].

VIII.

FUTURE WORK

The hardware and the software developed is capable of programming and verifying the Signetics 82S100/101 PLA. It is important to consider modifications, to the software, as well as for the hardware, and data input.

An interface between the IBM minimization program and the hardware developed can be used through an acoustic coupler or any other means capable of transferring data directly from the IBM system to the programming circuit. Such a communication link is needed to be established.

The software at the time being is designed to verify burned links and type error messages if errors are encountered. It can be modified to stop after an error discovery and print the message, then wait for user instructions. Or it can be programmed to burn other fuses in accordance with user specifications.

As mentioned before, the hardware used consisted of available parts in the UPM laboratory. The hardware can be minimized by using CMOS-TTL interface chips, addressable latches, 4-16 decoder, and 3-8 decoders. The use of PLA's to realize some of the above-mentioned functions is also possible. This will reduce the bits required to control the hardware, as well as decrease the number of chips needed.

One major advantage of the system is that it is principally software dependent. The system is made flexible so that it can be

modified to program devices other than the PLA 82S100/101. The following devices can be programmed using the system with some software modifications [12]:

1. Mask programmable logic array 82S200/201
2. Field programmable ROM patch 82S106/107
3. 8192 - Bit Bipolar RROM 82S180/181

The system is capable to handle a device with 16 inputs and 8 outputs. The device programming and verifying characteristics should be similar to those of PLA 82S100/101 (Appendix A). The number of outputs can be increased to 15 with some modification to the hardware (adding more output circuits).

REFERENCES

- [1] Cavlan, Napoleane, "Signetics Field Programmable Logic Arrays", Advanced Product Marketing, Signetics, Sunnyvale, Calif., July, 1975.
- [2] Kobylarz, J. and Najjar, A., "The UPM Programmable Logic Array Burn-in Facility", Proceedings of the 5th National Computer Conference, Dhahran, Saudi Arabia, March 20-22, 1979.
- [3] "MEMORY DATA BOOK", National Semiconductor, 1977.
- [4] Birkner, John, "Microprogramming Random Logic", Proceedings of IEEE 1978 Compcon Spring, pp. 75-80.
- [5] Stout and Kaufman, "HANDBOOK OF MICROCIRCUIT DESIGN AND APPLICATION", McGraw Hill Inc., 1980.
- [6] Heat, Chris and Williamson, Ian, "Formal Logic Synthesis for the Programmable Logic Array", Electronic Engineering, September, 1976.
- [7] Maggiere, Joe, "PLA-a Universal Logic Element", Electronic Product Magazine, April 15, 1974.
- [8] Reyling, G., "PLAs Enhance Digital Processor Speed and Cut Component Count", Electronics, August 8, 1974.
- [9] Cavalon, Napoleone, "Structure and Applications of Field Programmable Logic Arrays", Advanced Product Marketing Segnetics, Sunnvale, Calif. 1975.

- [10] Al-Najjar, A.J., "MINIMIZATION OF SWITCHING FUNCTIONS AS APPLIED TO PROGRAMMABLE LOGIC ARRAYS", Master Thesis, Department of Electrical Engineering, UPM, March, 1979.
- [11] Edwards, C.R., "A New Approach to PROM/FPLA Programming", Electronic Equipment News (GB), April, 1978.
- [12] "SIGNETICS BIPOLAR AND MOS MEMORY", Data Manual, Signetics, 1979.
- [13] "PACE USERS MANUAL", National Semiconductor, 1977.
- [14] "PACE MICROPROCESSOR ASSEMBLY LANGUAGE MANUAL", National Semiconductor, 1977.
- [15] "PACE SYSTEM DESIGN MANUAL", National Semiconductor, 1977.
- [16] "THE TTL DATA BOOK FOR DESIGN ENGINEERS", Texas Instruments Inc., 1973.
- [17] Herserman, David L., "HANDBOOK OF DIGITAL IC APPLICATIONS", Prentice-Hall Inc., 1980.
- [18] "COS/MOS INTEGRATED CIRCUITS", RCA 1978.
- [19] Gloriose and Streater, "CMOS DESIGNERS' PRIMER AND HANDBOOK", E & L Instruments, Inc., 1978.
- [20] Millman-Halkias, "INTEGRATED ELECTRONICS", McGraw-Hill Inc. 1972.
- [21] "TRANSISTOR D.A.T.A. BOOK", D.A.T.A. Inc., 1976.
- [22] Kaufman and Seidman, "HANDBOOK OF ELECTRONICS CALCULATIONS" McGraw-Hill, 1979.

- |23| Fletcher, "AN ENGINEERING APPROACH TO DIGITAL DESIGN",
Prentice-Hall Inc., 1980.


APPENDIX A

In this appendix, technical information about the Signetics
82S100 PLA is presented.

The data is extracted from ref. 12.


TABLE XXIII Electrical Characteristics

PARAMETER	MIN	TYP	MAX	UNIT
V_{CC} Supply Voltage			+7	Vdc
I_{CC} Supply Current		120	170	mA
T_A Operating Temperature	0		75	°C
V_{IH} High Input Voltage	2			V
V_{IL} Low Input Voltage			0.85	V
V_{OH} High Output Voltage	2.4			V
V_{OL} Low Output Voltage		0.35	0.45	V
I_{IH} High Input Current		<1	25	μ A
I_{IL} Low Input Current		-10	-100	μ A
T_{IA} Access Time from Input to Output		35	50	ns



MODE	Pn	CE	Sr ? (Pn)	Fp	Fp
Disabled (82S101)	X	1	X	1	1
Disabled (82S100)				Hi-Z	Hi-Z
Read	1	0	Yes	1	0
	0	0		0	1
	X	0	No	0	1

Figure A.1. Pin Configuration and Truth Table .



Typical Product Term:

$$P_0 = I_0 \cdot I_1 \cdot I_2 \cdot I_3 \cdot I_{13}$$

Typical Output Functions:

$$F_0 = (\overline{CE}) + (P_0 + P_1 + P_2) @ S = \text{Closed}$$

$$F_0 = (\overline{CE}) + (\overline{P_0} \cdot \overline{P_1} \cdot \overline{P_2}) @ S = \text{Open}$$


NOTE

For each of the 8 outputs, either the function F_0 (active-high) or $\overline{F_0}$ (active low) is available, but not both. The required function polarity is programmed via link (8).


Figure A.2. Logic Diagram and Logic Function.

OUTPUT POLARITY PROGRAM-VERIFY SEQUENCE (TYPICAL)

160



"AND" MATRIX PROGRAM-VERIFY SEQUENCE (TYPICAL)



"OR" MATRIX PROGRAM-VERIFY SEQUENCE (TYPICAL)




Figure A.3 Programming and Verifying Wave Forms .

TABLE XXIV Programming System Specifications.

PARAMETER		LIMITS			UNIT
		Min	Typ	Max	
V _{CCS}	V _{CC} supply (program/verify "OR", verify output polarity) ²	8.25	8.5	8.75	V
V _{CEI}	V _{CE} supply (program output polarity)	0	0.4	0.8	V
I _{CCS}	I _{CC} limit (program "OR")	550		1,000	mA
V _{OPH}	Output voltage				V
V _{OPL}	Program output polarity ³	16.0	17.0	18.0	
	Idle	0	0.4	0.8	
I _{OPH}	Output current limit (Program output polarity)	275	300	325	mA
V _{IH}	Input voltage				V
V _{IL}	High	2.4		5.5	
	Low	0	0.4	0.8	
I _{IH}	Input current				μA
I _{IL}	High			50	
	Low			-500	
V _{OHF}	Forced output voltage				V
V _{OLF}	High	2.4		5.5	
	Low	0	0.4	0.8	
I _{OHF}	Output current				μA
I _{OLF}	High			100	
	Low			-1	mA
V _{ix}	CE program enable level	9.5	10	10.5	V
I _{ix1}	Input variables current			2.5	mA
I _{ix2}	CE input current			5.0	mA
V _{FEH}	FE supply (program) ³	16.0	17.0	18.0	V
V _{FEL}	FE supply (idle)	1.25	1.5	1.75	V
I _{FEH}	FE supply current limit	275	300	325	mA
V _{CCP}	V _{CC} supply (program/verify "AND")	4.75	5.0	5.25	V
I _{CCP}	I _{CC} limit (program "AND")	550		1,000	mA
V _{OPF}	Forced output (program)	9.5	10	10.5	V
I _{OPF}	Output current (program)			10	mA
T _R	Output pulse rise time	10		50	μs
T _P	CE programming pulse width	0.3	0.4	0.5	ms
T _D	Pulse sequence delay	10			μs
T _{PR}	Programming time		0.6		ms
$\frac{T_{PR}}{T_{PR} + T_{PS}}$	Programming duty cycle			50	%
F _t	Fusing attempts per link			2	cycle
V _S	Verify threshold ⁴	1.4	1.5	1.6	V

TABLE XXV Programming Steps for Various Procedures

PROCEDURE	FE	V _{CC}	$\overline{\text{CE}}$	I ₀ -I ₁₅	F ₀ -F ₇	PULSE WIDTH
OUTPUT	1	V _{FEL}				
	2	V _{CCL}				
	3		V _{IH}	V _{IH}		
	4				*(app) V _{OPH}	T _R +t _p
PRODUCT	1	V _{FEL}	V _{CCP}			
	2		V _{IH}			
	3			V _{IX}		
	4				** (add) F ₀ -F ₅ V _{OHF} ; V _{OLF}	
	5			(app) V _{IH} ; V _{IL}		
	6	V _{FEH}				
	7		V _{IX}			t _p
SUM	1	V _{FEL}				
	2		V _{IH}			
	3		V _{CCS}	V _{IX}		
	4			(add) I ₀ -I ₅ V _{IH} ; V _{IL}		
	5				(app) V _{OPF}	
	6	V _{FEH}				
	7		V _{IX}			t _p
VERIFY OUTPUT	1	V _{FEL}	V _{CCS}			
	2		V _{IL}			
	3			V _{IH}		
	4				(app) sense	
VERIFY PRODUCT	1	V _{FEL}	V _{CCP}			
	2		V _{IX}			
	3			V _{IX}		
	4				(add) F ₀ -F ₅ V _{OHF} ; V _{OLF}	
	5			(app) V _{IH} +V _{IL}		
	6				sense F ₇	
VERIFY SUM	1	V _{FEL}				
	2		V _{IH}			
	3		V _{CCS}	V _{IX}		
	4			(add) I ₀ -I ₅ V _{IH} ; V _{IL}		
	5		V _{IL}			
	6				(app) sense	

* Selected Variables

** Address

Note: Time Difference Between a step and its preceding step is t_D.

APPENDIX B

USERS' MANUAL

The microcomputer control system is used to program the PLA's. The system is capable of programming and verifying the Signetics 82S 100/101 PLA's. In order to start the system the following initial steps should be performed (refer to Fig.B.1 for interconnections):

1. Switch off the CLR switch on the hardware board. The function of this switch is to reset all the microcomputer interface output signals.
 2. Switch on the following hardware power supplies:
 - a) The +17.5V @ 0.5A, +10.5V @ 0.5A, and +5.2V @ 2.5A.
 - b) The 8.6V @ 1.5A power supply.
 3. Switch on the following microcomputer power supplies:
 - a) The -12V @ 510 mA,
 - b) The +5V @ 2800 mA.
- (Note: All voltages should be checked prior to system interconnection.)
4. Measure and readjust all voltages as needed.
 5. Press the initialization key on the microcomputer board.
 6. Put the CLR switch to ON.




Figure B.1 System Connections.

When the system is to be switched off, the above steps are followed in the reverse sequence.

The use of the system to program/verify the PLA will be illustrated through examples.

B.1 From a Truth Table Specification


Assume that it is desired to program the following functions:

$$f_0 = 1, 3, 5, 9$$

$$\bar{f}_1 = 2, 5, 7$$

The corresponding microcomputer input data is shown as in Fig. B.2. The first two characters of each row (AM) are used to load data into the microcomputer memory. The character is followed by the location at which the first data item in a row is to be loaded. The first row will have the following data:

1. An enumeration of the output function used. The number is computed in hexadecimal from the following bit organization:



AM04,3,5,6 ↵

AM40,01,FFF0,1,1,3,FFF0,1,2,5,FFF0,3 ↵

AM4C,3,9,FFF0,1,4,2,FFF0,2,5,7,FFF0,2 ↵

Note: ↵ means press the RETURN key,
0 is the number zero..

Figure B.2 Input Data to the Microcomputer .

2. The output functions which are to be inverted and an inversion indicator (M) in the LSB position:

				f_7	f_6	f_5	f_4	f_3	f_2	f_1	f_0	M
X	X	X	X	X	X	X	X	0	0	1	0	1

3. The number of unique AND gates in hexadecimal (6_{16} for the example). Apart from the first row, the data provided defines which AND gates of a PLA to be used. This information is to be loaded starting at location 40_{16} of the microcomputer memory. Note in the example that only 12_{10} (C_{16}) hexadecimal words are loaded per line, the number after AM will increase by 12_{10} (C_{16}) for each line.

Each of the succeeding rows have information about the AND gates in the following general form:

AMX, a_J , b_J , c_J , d_J , a_{J+1} , b_{J+1} , c_{J+1} , d_{J+1} , a_{J+2}

Where:

X is the location in memory of the first data item in the row,

a_{J+i} is the AND gate number,

b_{J+i} indicates the AND gates literals (when a zero appears in a bit it means that associated variable is a complemented literal, otherwise it is uncomplemented.),

c_{J+i} identifies the AND gate "don't care" variables (when the bit associated with a given variable is high, the variable appears as a "don't care" in the

AND gate.),

d_{j+i} designates which output functions are to be connected to the AND gate (when a one appears in a bit, this indicates that respective output function is connected to the AND gate.)

J is any uniquely void number between 0 and 47.

In the example provided, the AND gate labelled zero ($a = 0$) has input variable I_0 as an uncomplemented literal, variables I_1 through I_3 as complemented literals, and variables I_4 through I_{15} as "don't care cores" ($c = FFF0$). Function zero is the only one containing AND gate zero ($d_J = 1$).

After providing the input data, the user may choose anyone of the characters shown in Table XXVI and type it.

If "B0" is chosen the output functions requiring inversion will be inverted and the burn-in of that function will be verified. If an error similar to that in Fig. B.3 a is typed by the system, it means that specified output was not inverted. In the provided error message, output 0 was supposed to be burned but it did not.

If "V0" is chosen, all the output functions' fuses will be verified that they are still intact. If an error message like that in Fig. B.3a is typed, it means that the output link specified is burned. Hence, the output F_0 link is burned as specified by the error message (Fig. B.3a).

When "BP" is chosen, the given AND gates, in the product

TABLE XXVI Input Symbols and Their Codes.

CODE	SYMBOL	DESCRIPTION
4241	BA	Execute all burn-in procedures and verify what has been burned using given data
5641	VA	Verify that the device is virgin
424F	BO	Execute the output burn-in and verify that output fuses indicated in the data are burned.
564F	VO	Verify that output fuses are still intact.
4250	BP	Execute the product burn-in and verify that product fuses specified in the data are burned.
5650	VP	Verify that product matrix fuses are intact.
4253	BS	Execute the sum burn-in and verify that burn-in is successful according to input data.
5653	VS	Verify that sum fuses are virgin.

ERROR *** OUTPUT 0,

a. Output Error Message

ERROR *** PRD P-02 IOI,1C,4C,6D,

b. Product Error Message

ERROR *** SUM P-03 0,1,3,

c. Sum error message

Note: 0 is the number zero.

Figure B.3 System Error Messages.

matrix will be programmed and then verified. If an error message, like that in Fig. B.3b, is typed by the system, it means that the specified variables in the corresponding P-terms are not burned in accordance with supplied data. The error messages have the following general form:

(PRODUCT) (P-terms number x) (INPUTS $\{I_K\}$ (Condition of I_K);
for $0 \leq K \leq 15$)

Where the input conditions are:

Uncomplemented	I
Complemented	C
Don't care	D
Both fuses are present	B

The error message shown in Fig. B.3b indicates that, while verifying product term 2, variable I_0 is uncomplemented, I_6 is a "don't care" and both I_1 and I_4 are in the complemented form.

When choosing "VP" the product matrix is verified to be virgin. If some element fuses are open, the system will type an error message like that in Fig. B.3b indicating the condition of those elements and their corresponding P-terms. The error message in Fig. B.3b indicates that variable I_0 is uncomplemented, I_1 and I_2 are complemented and I_6 is a "don't care". For all the remaining variables, fuses still exist.

Typing "BS" will burn specified fuses in the sum matrix and verify that those fuses are burned correctly. If some of the

these fuses are not burned for the P-term, then the output for the unburned fuse will be typed as shown in Figure B.3c. The error message in Figure B.3c indicates that while verifying P-term 3, outputs F_0 , F_1 , and F_3 have fuses that were not burned as desired by the user.

Choosing the character "VS" will verify that the sum matrix is virgin. If it is not, the burned fuses and their respective P-terms will be printed like those in Figure B.3c. The error message (Figure B.3c) indicates that the fuses of outputs F_0 , F_1 and F_3 are burned in the product term 3.

If the entire function is to be programmed by means of a single single user initialization, the character "BA" should be used. Character "VA" is used to verify that the entire device is virgin. The use of "VA" combines the separate computer operations for the characters "VO", "VP" and "VS". Similarly, characters "BO", "BP" and "BS" are combined in "BA". The verification characters ("V" prefix) can be used to give a list of the burned fuses in the device.

B.2 From a Minimization Program Output

If the minimization program is used, its output is in the format required by the microcomputer. Hence, no manual encoding is necessary and the data can be supplied directly to the microcomputer system. After that the user can choose any one character from Table XXVI and type it. Full details about the characters are provided in section B.1.

APPENDIX C

BURN-IN TESTS

Information relating to two burn-in tests for the system are contained within this appendix.

The first test is 1 of 4 detector. The minimization program was also used. The results are shown in Fig. C.1. The characters "VO", "V0", and "VS" of Fig.C.2 were used to verify that device is virgin. Characteris "BO", "BP" and "BS" are used to enact burn-in Characters "VO", "Vp" and "VS" are used once more to list the fuses burned.

The second test was a decoder for a 7-segment display of hexadecimal Arabic/Latin characters. The minization program results are shown in Fig. C.3. In Fig. C.4, character "VA" was used to verify that device is virgin. Character "BA" was used to burn-in the fuses of the device. The second character "VA" was used to obtain a listing of the fuses burned in the device.


```

*****
DATA

NO. OF VARIABLES= 4
NO. OF FUNCTIONS= 3
MAX. POSSIBLE NO. OF AND-CASES= 1
INVERTED FUNCTIONS= 3
***FUNCTION= 1
NO. OF ALL MINTERMS= 1
NO. OF DON'T-CASES= 0

MINTERMS:

0
***FUNCTION= 2
NO. OF ALL MINTERMS= 4
NO. OF DON'T-CASES= 0

MINTERMS:

1 2 4 8
***FUNCTION= 3
NO. OF ALL MINTERMS= 5
NO. OF DON'T-CASES= 0

MINTERMS:

0 1 2 4 8

```

Figure C.1 Modified Minimization Program Output for Example 1.

RESULTS:

NO. OF REQUIRED AND-GATES BEFORE MINIMIZATION= 5

TO FIND PI-S FOR PRODUCT OF 2-FUNCTIONS:

***** PI-S COVERING PROD. FUNS. : F- 1, 3,

(0 , 0)

***** PI-S COVERING PROD. FUNS. : F- 2, 3,

(1 , 0)

(2 , 0)

(4 , 0)

(8 , 0)

NO FURTHER MINIMIZATION COULD BE APPLIED

NO. OF AND-GATES= 5

AM04,0007,0009,0005

AM40,0000,0000,FFFF,0005,0001,0001,FFFF,0006,0002,0002,FFFF,0006

AM4C,0003,0004,FFFF,0006,0004,0008,FFFF,0006

Figure C.1 Modified Minimization Program Output for Example 1 (Cont'd).

```

~VO
~VP
>VS
>BO
>BP
>BS
~VO ERROR *** OUTPUT 2,
~VP ERROR *** PRD P-00 IOC,1C,2C,3C,4D,5D,6D,7D,8D,9D,AD,BD,CD,DD,ED,FD,
ERROR *** PRD P-01 I01,1C,2C,3C,4D,5D,6D,7D,8D,9D,AD,BD,CD,DD,ED,FD,
ERROR *** PRD P-02 I01,1I,2C,3C,4D,5D,6D,7D,8D,9D,AD,BD,CD,DD,ED,FD,
ERROR *** PRD P-03 I0C,1C,2I,3C,4D,5D,6D,7D,8D,9D,AD,BD,CD,DD,ED,FD,
ERROR *** PRD P-04 I0C,1C,2C,3I,4D,5D,6D,7D,8D,9D,AD,BD,CD,DD,ED,FD,
>VS ERROR *** SUM P-00 OUTPUT 1,
ERROR *** SUM P-01 OUTPUT 0,
ERROR *** SUM P-02 OUTPUT 0,
ERROR *** SUM P-03 OUTPUT 0,
ERROR *** SUM P-04 OUTPUT 0,

```

Figure C.2 I/O Data for Example 1 as Represented by
System Software.

DATA

NO. OF VARIABLES= 5

NO. OF FUNCTIONS= 7

MAX. POSSIBLE NO. OF AND- GATES= 1

***FUNCTION- 1

NO. OF ALL MINTERMS= 21

NO. OF DONT-CARES= 0

MINTERMS:

0	2	3	5	6	7	8	9	10	12
14	15	18	20	21	22	24	25	28	30

***FUNCTION- 2

NO. OF ALL MINTERMS= 23

NO. OF DONT-CARES= 0

MINTERMS:

0	4	5	6	8	9	10	11	12	14
15	18	19	20	21	23	24	25	26	27

***FUNCTION- 3

NO. OF ALL MINTERMS= 14

NO. OF DONT-CARES= 0

MINTERMS:

2	3	4	5	6	8	9	10	11	13
14	15	19	20	25	27	28	30	31	

***FUNCTION- 4

NO. OF ALL MINTERMS= 21

NO. OF DONT-CARES= 0

MINTERMS:

0	1	2	3	4	7	8	9	10	13
17	19	21	22	23	24	25	27	28	30

***FUNCTION- 5

NO. OF ALL MINTERMS= 19

NO. OF DONT-CARES= 0

MINTERMS:

0	2	6	8	10	11	12	13	14	15
18	19	20	21	23	24	26	28	30	

***FUNCTION- 6

NO. OF ALL MINTERMS= 20

Figure C.3 Modified Minimization Program Output for Example 2.

NO. OF DONT-CARES= 0

MINTERMS:

0	2	3	5	6	8	9	11	12	13
14	16	20	21	23	27	28	29	30	31

***FUNCTION- 7

NO. OF ALL MINTERMS= 21

NO. OF DONT-CARES= 0

MINTERMS:

0	1	3	4	5	6	7	8	9	10
11	13	17	21	22	23	24	25	29	30
31									

RESULTS:

NO. OF REQUIRED AND-GATES BEFORE MINIMIZATION= 32

***** PRIME IMPLICANTS COVERING FUNCTION- 6

(16 , 4)

TO FIND PI-S FOR PRODUCT OF 2-FUNCTIONS:

***** PI-S COVERING PROD. FUNCS. : F- 2, 5,

(6 , 22)

***** PI-S COVERING PROD. FUNCS. : F- 4, 7,

(1 , 24)

***** PI-S COVERING PROD. FUNCS. : F- 6, 7,

(21 , 10)

Figure C.3 Modified Minimization Program Output for Example 2 (Cont'd).

TO FIND PI-S FOR PRODUCT OF 3-FUNCTIONS:

* * * * * PI-S COVERING PROD. FUNS. : F- 1, 2, 5,

(18 , 0)

* * * * * PI-S COVERING PRCD. FUNS. : F- 1, 4, 7,

(3 , 4)
(22 , 8)

TO FIND PI-S FOR PRODUCT OF 4-FUNCTIONS:

* * * * * PI-S COVERING PROD. FUNS. : F- 1, 2, 3, 5,

(14 , 1)

* * * * * PI-S COVERING PRCD. FUNS. : F- 1, 2, 5, 6,

*** NO EXCLUSIVE MINTERMS TO BE COVERED AT THIS STEP***

* * * * * PI-S COVERING PRCD. FUNS. : F- 2, 3, 4, 5,

(19 , 0)

* * * * * PI-S COVERING PROD. FUNS. : F- 2, 3, 4, 6,

(27 , 4)

* * * * * PI-S COVERING PRCD. FUNS. : F- 2, 3, 4, 7,

(4 , 0)

Figure C.3 Modified Minimization Program Output for Example 2 (Cont'd).

```

TO FIND PI-S FOR PRODUCT OF 5-FUNCTIONS:

* * * * * PI-S COVERING PROD. FUNS. : F- 1, 2, 3, 4,
                                     7,

*** NO EXCLUSIVE MINTERMS TO BE COVERED AT THIS STEP***

* * * * * PI-S COVERING PROD. FUNS. : F- 1, 2, 3, 5,
                                     6,

*** NO EXCLUSIVE MINTERMS TO BE COVERED AT THIS STEP***

* * * * * PI-S COVERING PROD. FUNS. : F- 1, 2, 3, 6,
                                     7,
                                     ( 5, 0)
* * * * * PI-S COVERING PROD. FUNS. : F- 1, 2, 4, 5,
                                     7,

*** NO EXCLUSIVE MINTERMS TO BE COVERED AT THIS STEP***

* * * * * PI-S COVERING PROD. FUNS. : F- 1, 3, 4, 5,
                                     6,
                                     ( 2, 0)
* * * * * PI-S COVERING PROD. FUNS. : F- 1, 3, 4, 6,
                                     7,
* * * * * PI-S COVERING PROD. FUNS. : F- 2, 3, 5, 6,
                                     7,
                                     ( 11, 0)
* * * * * PI-S COVERING PROD. FUNS. : F- 2, 4, 5, 6,
                                     7,

*** NO EXCLUSIVE MINTERMS TO BE COVERED AT THIS STEP***

* * * * * PI-S COVERING PROD. FUNS. : F- 3, 4, 5, 6,
                                     7,
                                     ( 13, 0)

```

Figure C.3 Modified Minimization Program Output for Example 2 (Cont'd).

TO FIND PI-S FOR PRODUCT OF 6-FUNCTIONS:

```

***** PI-S COVERING PROD. FUNS. : F- 1, 2, 3, 4,
                                0,
*** NO EXCLUSIVE MINTERMS TO BE COVERED AT THIS STEP***
***** PI-S COVERING PROD. FUNS. : F- 1, 2, 3, 4,
                                0,
*** NO EXCLUSIVE MINTERMS TO BE COVERED AT THIS STEP***
***** PI-S COVERING PROD. FUNS. : F- 1, 2, 3, 4,
                                0,
***** PI-S COVERING PROD. FUNS. : F- 1, 2, 3, 5,
                                0,
                                ( 6 , 0)
***** PI-S COVERING PROD. FUNS. : F- 1, 2, 4, 5,
                                0,
                                ( 0 , 8)

```

TO FIND PI-S FOR PRODUCT OF 7-FUNCTIONS:

```

***** PI-S COVERING PROD. FUNS. : F- 1, 2, 3, 4,
                                0, 7,
*** NO EXCLUSIVE MINTERMS TO BE COVERED AT THIS STEP***

*****
THE PROCESS IS REPEATED ONCE MORE
***** PRIME IMPLICANTS COVERING FUNCTION- 1
                                ( 31 , 0)
***** PRIME IMPLICANTS COVERING FUNCTION- 3
                                ( 8 , 2)
***** PRIME IMPLICANTS COVERING FUNCTION- 6
                                ( 12 , 18)

```

Figure C.3 Modified Minimization Program Output for Example 2 (Cont'd).

TO FIND PI-S FOR PRODUCT OF 2-FUNCTIONS:

* * * * * PI-S COVERING PRCD. FUNS. : F- 1, 6,

*** NO EXCLUSIVE MINTERMS TO BE COVERED AT THIS STEP***

* * * * * PI-S COVERING PRCD. FUNS. : F- 3, 6,

(3 , 0)

TO FIND PI-S FOR PRODUCT OF 3-FUNCTIONS:

* * * * * PI-S COVERING PRCD. FUNS. : F- 1, 2, 3,

(9 , 16)

* * * * * PI-S COVERING PRCD. FUNS. : F- 1, 4, 7,

(24 , 0)

* * * * * PI-S COVERING PRCD. FUNS. : F- 2, 4, 5,

(21 , 2)

Figure C.3 Modified Minimization Program Output for Example 2 (Cont'd)

TO FIND PI-S FOR PRODUCT OF 4-FUNCTIONS:

* * * * * PI-S COVERING PROD. FUNS. : F- 1, 2, 3, 5,

(10 , 0)
 * * * * * PI-S COVERING PROD. FUNS. : F- 1, 2, 3, 6,

*** NO EXCLUSIVE MINTERMS TO BE COVERED AT THIS STEP***

* * * * * PI-S COVERING PROD. FUNS. : F- 1, 2, 4, 5,

*** NO EXCLUSIVE MINTERMS TO BE COVERED AT THIS STEP***

* * * * * PI-S COVERING PROD. FUNS. : F- 1, 3, 4, 6,

*** NO EXCLUSIVE MINTERMS TO BE COVERED AT THIS STEP***

* * * * * PI-S COVERING PROD. FUNS. : F- 1, 3, 4, 7,

*** NO EXCLUSIVE MINTERMS TO BE COVERED AT THIS STEP***

TO FIND PI-S FOR PRODUCT OF 5-FUNCTIONS:

TO FIND PI-S FOR PRODUCT OF 6-FUNCTIONS:

Figure C.3 Modified Minimization Program Output for Example 2 (Cont'd).

TC FIND PI-S FOR PRODUCT OF 7-FUNCTIONS:

```

      * * * * *
THE PROCESS IS REPEATED ONCE MORE
* * * * * PRIME IMPLICANTS COVERING FUNCTION- 1
      ( 21 ,    0)
      ( 12 ,   16)
* * * * * PRIME IMPLICANTS COVERING FUNCTION- 3
      ( 28 ,    2)
* * * * * PRIME IMPLICANTS COVERING FUNCTION- 6
      (  9 ,    0)

```

TC FIND PI-S FOR PRODUCT OF 2-FUNCTIONS:

Figure C.3 Modified Minimization Program Output for Example 2 (Cont'd).

TO FIND PI-S FOR PRODUCT OF 3-FUNCTIONS:

* * * * * PI-S COVERING PROD. FUNS. : F- 1, 3, 4,

*** NO EXCLUSIVE MINTERMS TO BE COVERED AT THIS STEP***

* * * * * PI-S COVERING PROD. FUNS. : F- 1, 4, 7,

(10 , 0)

TO FIND PI-S FOR PRODUCT OF 4-FUNCTIONS:

TO FIND PI-S FOR PRODUCT OF 5-FUNCTIONS:

TO FIND PI-S FOR PRODUCT OF 6-FUNCTIONS:

Figure C.3 Modified Minimization Program Output for Example 2 (Cont'd).

TO FIND PI-S FOR PRODUCT OF 7-FUNCTIONS:

 THE PROCESS IS REPEATED ONCE MORE
 ***** PRIME IMPLICANTS COVERING FUNCTION- 4

(28 , 0)

NO FURTHER MINIMIZATION COULD BE APPLIED

NO. OF AND-GATES= 31

AMD4,007F,00C0,CC1F

AM4C,0000,001C,FFE4,0020,0001,0008,FFF6,0012,0002,00C1,FFF8,0048

AM4C,0003,0015,FFEA,0060,0004,0C12,FFE0,0013,0C05,0C03,FFE4,0049

AM5E,0006,0C16,FFE8,0049,0CC7,000E,FFE1,0017,0008,0013,FFE0,001E

AM64,0009,001E,FFE4,002E,000A,0004,FFE0,004E,000E,0005,FFE0,0067

AM7C,000C,0002,FFEC,003D,000D,00CB,FFE0,0076,000E,00CD,FFE0,007L

AM7C,000F,0006,FFE0,0077,0C10,0000,FFE8,007B,0011,001F,FFE0,0001

AM86,0012,0006,FFE2,0004,0013,000C,FFF2,0020,0014,0003,FFE0,0024

AM94,0015,0009,FFF0,0007,0C16,0018,FFE0,0049,0017,0015,FFE2,001A

AMAO,0018,0C14,FFE0,0017,0019,0015,FFE0,0001,001A,000C,FFF0,0001

AMAC,001E,001C,FFE2,0004,001C,0009,FFE0,0020,001D,000A,FFE0,0049

AM66,001E,001C,FFE0,0008

Figure C.3 Modified Minimization Program Output for Example 2 (Cont'd)

```

>VA
>HA
>VA EhhOh *** FhD F-00 10C,1C,2D,3C,4I,5L,6D,7D,8L,9D,AD,BD,CD,DD,ED,FD,
EhhOh *** FhD F-01 10C,1D,2D,3I,4D,5D,6D,7D,8D,9D,AD,BD,CD,DD,ED,FD,
EhhOh *** FhD F-02 10I,1C,2C,3D,4D,5D,6L,7D,8D,9D,AD,BD,CD,DD,ED,FD,
EhhOh *** FhD F-03 10I,1D,2I,3D,4I,5D,6F,7D,8D,9D,AD,BD,CD,DD,ED,FD,
EhhOh *** FhD F-04 10C,1I,2C,3C,4I,5L,6D,7D,8L,9L,AD,BD,CD,DD,ED,FD,
EhhOh *** FhD F-05 10I,1I,2I,3C,4C,5L,6L,7D,8L,9D,AD,BD,CD,DD,ED,FD,
EhhOh *** FhD F-06 10C,1I,2I,3D,4I,5L,6L,7D,8L,9D,AD,BD,CD,DD,ED,FD,
EhhOh *** FhD F-07 10D,1I,2I,3I,4C,5L,6L,7L,8L,9L,AD,BD,CD,DD,ED,FD,
EhhOh *** FhD F-08 10I,1I,2C,3C,4I,5L,6D,7L,8L,9L,AD,BD,CD,DD,ED,FD,
EhhOh *** FhD F-09 10I,1I,2D,3I,4I,5L,6D,7D,8L,9L,AD,BD,CD,DD,ED,FD,
EhhOh *** FhD F-0A 10C,1C,2I,3C,4C,5L,6D,7D,8D,9D,AD,BD,CD,DD,ED,FD,
EhhOh *** FhD F-0B 10I,1C,2I,3C,4C,5L,6D,7D,8D,9D,AD,BD,CD,DD,ED,FD,
EhhOh *** FhD F-0C 10C,1I,2C,3C,4C,5D,6D,7D,8D,9D,AD,BD,CD,DD,ED,FD,
EhhOh *** FhD F-0D 10I,1I,2C,3I,4C,5D,6D,7D,8D,9D,AD,BD,CD,DD,ED,FD,
EhhOh *** FhD F-0E 10I,1C,2I,3I,4C,5L,6D,7D,8D,9D,AD,BD,CD,DD,ED,FD,
EhhOh *** FhD F-0F 10C,1I,2I,3C,4C,5L,6D,7D,8D,9D,AD,BD,CD,DD,ED,FD,
EhhOh *** FhD F-10 10C,1C,2C,3D,4C,5D,6D,7D,8D,9D,AD,BD,CD,DD,ED,FD,
EhhOh *** FhD F-11 10I,1I,2I,3I,4I,5D,6D,7D,8L,9L,AD,BD,CD,DD,ED,FD,
EhhOh *** FhD F-12 10C,1D,2C,3I,4C,5L,6D,7D,8D,9L,AD,BD,CD,DD,ED,FD,
EhhOh *** FhD F-13 10C,1D,2I,3I,4D,5L,6D,7D,8D,9D,AD,BD,CD,DD,ED,FD,
EhhOh *** FhD F-14 10I,1I,2C,3C,4C,5D,6D,7D,8D,9D,AD,BD,CD,DD,ED,FD,
EhhOh *** FhD F-15 10I,1C,2C,3I,4D,5L,6D,7D,8D,9D,AD,BD,CD,DD,ED,FD,
EhhOh *** FhD F-16 10C,1C,2C,3I,4I,5D,6D,7L,8L,9D,AD,BD,CD,DD,ED,FD,
EhhOh *** FhD F-17 10I,1D,2I,3C,4I,5D,6L,7D,8L,9D,AD,BD,CD,DD,ED,FD,
EhhOh *** FhD F-18 10C,1C,2I,3C,4I,5D,6D,7D,8D,9D,AD,BD,CD,DD,ED,FD,
EhhOh *** FhD F-19 10I,1C,2I,3C,4I,5D,6D,7L,8L,9D,AD,BD,CD,DD,ED,FD,
EhhOh *** FhD F-1A 10C,1C,2I,3I,4D,5D,6D,7D,8L,9D,AD,BD,CD,DD,ED,FD,
EhhOh *** FhD F-1B 10C,1D,2I,3I,4I,5D,6D,7D,8D,9D,AD,BD,CD,DD,ED,FD,
EhhOh *** FhD F-1C 10I,1C,2C,3I,4C,5D,6D,7D,8D,9D,AD,BD,CD,DD,ED,FD,
EhhOh *** FhD F-1D 10C,1I,2C,3I,4C,5D,6D,7D,8L,9D,AD,BD,CD,DD,ED,FD,
EhhOh *** FhD F-1E 10C,1C,2I,3I,4I,5L,6D,7D,8D,9D,AD,BD,CD,DD,ED,FD,
EhhOh *** SUM F-00 OUTPUT 0,1,2,3,4,6,
EhhOh *** SUM F-01 OUTPUT 0,2,3,5,6,
EhhOh *** SUM F-02 OUTPUT 0,1,2,4,5,
EhhOh *** SUM F-03 OUTPUT 0,1,2,3,4,
EhhOh *** SUM F-04 OUTPUT 2,3,5,6,
EhhOh *** SUM F-05 OUTPUT 1,2,4,5,
EhhOh *** SUM F-06 OUTPUT 1,2,4,5,
EhhOh *** SUM F-07 OUTPUT 3,5,6,

```

Figure C.4 Output Data as Presented by the System Software.

```

ERROR *** SUM F-08 OUTPUT 0,5,6,
ERROR *** SUM F-09 OUTPUT 0,4,6,
ERROR *** SUM F-0A OUTPUT 0,4,5,
ERROR *** SUM F-0B OUTPUT 3,4,
ERROR *** SUM F-0C OUTPUT 1,6,
ERROR *** SUM F-0D OUTPUT 0,3,
ERROR *** SUM F-0E OUTPUT 0,1,
ERROR *** SUM F-0F OUTPUT 3,
ERROR *** SUM F-10 OUTPUT 2,
ERROR *** SUM F-11 OUTPUT 1,2,3,4,5,6,
ERROR *** SUM F-12 OUTPUT 0,1,3,4,5,6,
ERROR *** SUM F-13 OUTPUT 0,1,2,3,4,6,
ERROR *** SUM F-14 OUTPUT 0,1,3,4,6,
ERROR *** SUM F-15 OUTPUT 3,4,5,6,
ERROR *** SUM F-16 OUTPUT 1,2,4,5,
ERROR *** SUM F-17 OUTPUT 0,2,5,6,
ERROR *** SUM F-18 OUTPUT 3,5,6,
ERROR *** SUM F-19 OUTPUT 1,2,3,4,5,6,
ERROR *** SUM F-1A OUTPUT 1,2,3,4,5,6,
ERROR *** SUM F-1B OUTPUT 0,1,3,4,5,6,
ERROR *** SUM F-1C OUTPUT 0,1,2,3,4,6,
ERROR *** SUM F-1D OUTPUT 1,2,4,5,
ERROR *** SUM F-1E OUTPUT 0,1,2,4,5,6,

```

Figure C.4 Output Data as Presented by the System Software (Cont'd).

APPENDIX D

The following pages represent a listing of the microcomputer program. It includes the machine language listing and instruction locations in memory.

F400	5555	A	.WORD	05555	:	0001
F401	CD07	A	LD	AC3,TAD	:	0002
F402	F700	A	SKNE	AC1,(AC3)	:	0003
F403	9BC1	A	JMP	@C01(AC3)	:	0004
F404	C300	A	LD	AC0,(AC3)	:	0005
F405	4102	A	RFC	AC0<>0,ERR	:	0006
F406	7B02	A	ALSZ	AC3,+2	:	0007
F407	19FA	A	JMP	LOOP	:	0008
F408	8000	A	ERR:	RTS	:	0009
F409	F40A	A	TAD:	.WORD	0F40A	0010
F40A	4241	A		.WORD	04241	0011
F40B	F41B	A		.WORD	0F41B	0012
F40C	5641	A		.WORD	05641	0013
F40D	F424	A		.WORD	0F424	0014
F40E	424F	A		.WORD	0424F	0015
F40F	F42D	A		.WORD	0F42D	0016
F410	564F	A		.WORD	0564F	0017
F411	F430	A		.WORD	0F430	0018
F412	4250	A		.WORD	04250	0019
F413	F433	A		.WORD	0F433	0020
F414	5650	A		.WORD	05650	0021
F415	F436	A		.WORD	0F436	0022
F416	4253	A		.WORD	04253	0023
F417	F439	A		.WORD	0F439	0024
F418	5653	A		.WORD	05653	0025
F419	F43C	A		.WORD	0F43C	0026
F41A	0C00	A		.WORD	00000	0027
F41B	1523	A	BA:	JSR	INT	0028
F41C	952E	A		JSR	@OUT	0029
F41D	5C00	A		NOP		0030
F41E	5C00	A		NOP		0031
F41F	952D	A		JSR	@PROD	0032
F420	5C00	A		NOP		0033
F421	5C00	A		NOP		0034
F422	952C	A		JSR	@SUM	0035
F423	1922	A		JMP	RET	0036
F424	151A	A	VA:	JSR	INT	0037
F425	9526	A		JSR	@OUTV	0038
F426	5C00	A		NOP		0039
F427	5C00	A		NOP		0040
F428	9525	A		JSR	@PRODV	0041
F429	5C00	A		NOP		0042
F42A	5C00	A		NOP		0043
F42B	9524	A		JSR	@SUMV	0044
F42C	1919	A		JMP	RET	0045
F42D	1511	A	BO:	JSR	INT	0046
F42E	951C	A		JSR	@OUT	0047
F42F	1916	A		JMP	RET	0048
F430	150E	A	VO:	JSR	INT	0049
F431	951A	A		JSR	@OUTV	0050
F432	1913	A		JMP	RET	0051
F433	150B	A	BP:	JSR	INT	0052
F434	9518	A		JSR	@PROD	0053
F435	1910	A		JMP	RET	0054
F436	1508	A	VP:	JSR	INT	0055
F437	9516	A		JSR	@PRODV	0056
F438	190D	A		JMP	RET	0057
F439	1505	A	BS:	JSR	INT	0058
F43A	9514	A		JSR	@SUM	0059

F43P	190A	A	JMP	RET	:	0060
F43C	1502	A VS:	JSR	INT	:	0061
F43D	9512	A	JSR	@SUMV	:	0062
F43E	1907	A	JMP	RST	:	0063
F43F	D803	A INT:	ST	AC2,3	:	0064
F440	5C00	A	NOP		:	0065
F441	5C00	A	NOP		:	0066
F442	5000	A	LD	AC0,0	:	0067
F443	E10D	A	ST	AC0,ADA	:	0068
F444	C905	A	LD	AC2,AD4	:	0069
F445	8000	A	RTS		:	0070
F446	9502	A RET:	JSR	@CRLF	:	0071
F447	C803	A	LD	AC2,3	:	0072
F448	8001	A	RTS	+1	:	0073
F449	F268	A LRLF:	.WORD	0F268	:	0074
F44A	0104	A AD4:	.WORD	00104	:	0075
F44F	F460	A OUT:	.WORD	0F460	:	0076
F44C	F4AE	A OUTV:	.WORD:	0F4AE	:	0077
F44D	F4CB	A PKOD:	.WORD	0F4CB	:	0078
F44E	F56E	A PRODV:	.WORD	0F59E	:	0079
F44F	F59C	A SUM:	.WORD	0F59C	:	0080
F450	F60B	A SUMV:	.WORD	0F60B	:	0081
F451	010A	A ADA:	.WORD	0010A	:	0082
F452	0000	A			:	0083
F453	0000	A			:	0084
F454	0000	A			:	0085
F455	0000	A			:	0086
F456	0000	A			:	0087
F457	0000	A			:	0088
F458	0000	A			:	0089
F459	0000	A			:	0090
F45A	0000	A			:	0091
F45B	0000	A			:	0092
F45C	0000	A			:	0093
F45D	0000	A			:	0094
F45E	0000	A			:	0095
F45F	0000	A			:	0096
F460	C005	A OUT:	LD	AC0,5	:	0097
F161	4301	A	BCC	BIT0,+2	:	0098
F162	8000	A	RTS		:	0099
F463	CD2D	A	LD	AC3,AD1	:	0100
F464	D301	A	ST	AC0,001(AC3)	:	0101
F465	5000	A	LI	AC0,0	:	0102
F466	D300	A	ST	AC0,(AC3)	:	0103
F467	C12C	A	LD	AC0,D1	:	0104
F468	B129	A	ST	AC0,@AD2	:	0105
F469	C12B	A	LD	AC0,D2	:	0106
F46A	B127	A	ST	AC0,@AD2	:	0107
F46B	C12A	A	LD	AC0,D3	:	0108
F46C	B125	A	ST	AC0,@AD2	:	0109
F46D	9530	A LOOP:	JSR	@SHIFT1	:	0110
F46E	9530	A	JSR	@CHECK	:	0111
F46F	1919	A	JMP	AGAIN	:	0112
F470	C300	A	LD	AC0,(AC3)	:	0113
F471	B121	A	ST	AC0,@AD3	:	0114
F472	C124	A	LD	AC0,D4	:	0115
F473	B11E	A	ST	AC0,@AD2	:	0116
F474	5111	A	LI	AC1,11	:	0117
F475	952A	A	JSR	@DELAY	:	0118

F476 11F A	LD	ACO,D3	:	0119
F477 611A A	ST	ACO,@AD2	:	0120
F478 C11F A	LD	ACO,D5	:	0121
F479 811A A	ST	ACO,@AD2	:	0122
F47A C11E A	LD	ACO,D6	:	0123
F47B 8116 A	ST	ACO,@AD2	:	0124
F47C C11F A	LD	ACO,D9	:	0125
F47D 6114 A	ST	ACO,@AD2	:	0126
F47E 1529 A	JSR	OVER	:	0127
F47F C119 A	LD	ACO,D6	:	0128
F480 6111 A	ST	ACO,@AD2	:	0129
F481 C116 A	LD	ACO,D5	:	0130
F482 810F A	ST	ACO,@AD2	:	0131
F483 C112 A	LD	ACO,D3	:	0132
F484 210D A	ST	ACO,@AD2	:	0133
F485 951C A	JSR	@SENCH	:	0134
F486 951C A	JSR	@ERST	:	0135
F487 5115 A	LI	AC1,15	:	0136
F488 9517 A	JSR	@DELAY	:	0137
F489 951A A AGAIN:	JSR	@INC1	:	0138
F48A 19E2 A	JMP	LOOP	:	0139
F48B 9519 A	JSR	@PRINT	:	0140
F48C 9519 A	JSR	@EOUT	:	0141
F48D C107 A	LD	ACO,D2	:	0142
F48E 8103 A	ST	ACO,@AD2	:	0143
F48F C104 A	LD	ACO,D1	:	0144
F490 9516 A	JMP	@FIN	:	0145
F491 C100 A AC1:	.WORD	0C100	:	0146
F492 9000 A AD2:	.WORD	09000	:	0147
F493 A000 A AD3:	.WORD	0A000	:	0148
F494 0110 A D1:	.WORD	00110	:	0149
F495 4114 A D2:	.WORD	04114	:	0150
F496 4954 A D3:	.WORD	04954	:	0151
F497 49D4 A D4:	.WORD	049D4	:	0152
F498 4950 A D5:	.WORD	04950	:	0153
F499 4852 A D6:	.WORD	04852	:	0154
F49A 0012 A D7:	.WORD	00012	:	0155
F49B 0812 A D8:	.WORD	00812	:	0156
F49C 0852 A D9:	.WORD	00852	:	0157
F49D 0C52 A D10:	.WORD	00C52	:	0158
F49E F6AC A SHIFT1:	.WORD	0F6AC	:	0159
F49F F641 A CHECK:	.WORD	0F641	:	0160
F4A0 F2FF A DELAY:	.WORD	0F2FF	:	0161
F4A1 F6BA A SENSE1:	.WORD	0F6BA	:	0162
F4A2 F640 A SENCH:	.WORD	0F640	:	0163
F4A3 F694 A ERST:	.WORD	0F694	:	0164
F4A4 F63B A INC1:	.WORD	0F63B	:	0165
F4A5 F644 A PRINT:	.WORD	0F644	:	0166
F4A6 F655 A EOUT:	.WORD	0F655	:	0167
F4A7 F6C6 A FIN:	.WORD	0F6C6	:	0168
F4A8 C1F4 A OVER:	LD	ACO,D10	:	0169
F4A9 81E8 A	ST	ACO,@AD2	:	0170
F4AA 95F6 A	JSR	@SENSE1	:	0171
F4AB C1F0 A	LD	ACO,D9	:	0172
F4AC 81E5 A	ST	ACO,@AD2	:	0173
F4AD 8000 A	RTS		:	0174
F4AE 5000 A OUTV:	LI	ACO,0	:	0175
F4AF CDE1 A	LD	AC3,AD1	:	0176
F4B0 D300 A	ST	ACO,(AC3)	:	0177

F4B1	D309	A	ST	ACO,004(AC3)	:	0178
F4B2	C1E7	A	LD	ACO,D7	:	0179
F4B3	B1DE	A	ST	ACO,2AD2	:	0180
F4B4	C1E6	A	LD	ACO,C8	:	0181
F4B5	B1DC	A	ST	ACO,2AD2	:	0182
F4B6	C1E5	A	LD	ACO,D9	:	0183
F4B7	B1DA	A	ST	ACO,2AD2	:	0184
F4B8	C300	A	LD	ACO,(AC3)	:	0185
F4B9	B1D9	A	ST	ACO,2AD3	:	0186
F4BA	15ED	A	JSR	OVER	:	0187
F4BB	95E6	A	JSR	2SENCN	:	0188
F4BC	1901	A	JMP	+2	:	0189
F4BD	95E5	A	JSR	2ERST	:	0190
F4BE	C305	A	LD	ACO,C05(AC3)	:	0191
F4BF	2810	A	SHL	ACO,8,0	:	0192
F4C0	E3C9	A	ADD	ACO,C09(AC3)	:	0193
F4C1	2C02	A	SHR	ACO,1,0	:	0194
F4C2	D309	A	ST	ACO,C09(AC3)	:	0195
F4C3	95E0	A	JSR	2INCL	:	0196
F4C4	19F3	A	JMP	LOOP	:	0197
F4C5	95DF	A	JSR	2PKINT	:	0198
F4C6	95DF	A	JSR	2EDUT	:	0199
F4C7	C1C3	A	LD	ACO,DB	:	0200
F4C8	E1C9	A	ST	ACO,2AD2	:	0201
F4C9	C1D0	A	LD	ACO,D7	:	0202
F4CA	95DC	A	JMP	2FIN	:	0203
F4CB	C006	A	LD	ACO,6	:	0204
F4CC	CDC4	A	LD	AC3,AD1	:	0205
F4CD	5240	A	LI	AC2,40	:	0206
F4CE	D304	A	ST	ACO,004(AC3)	:	0207
F4CF	C14D	A	LD	ACO,D11	:	0208
F4D0	E1C1	A	ST	ACO,2AD2	:	0209
F4D1	C14C	A	LD	ACO,D12	:	0210
F4D2	B1BF	A	ST	ACO,2AD2	:	0211
F4D3	C14B	A	LD	ACO,D13	:	0212
F4D4	F1BD	A	ST	ACO,2AD2	:	0213
F4D5	C200	A	LD	ACO,(AC2)	:	0214
F4D6	2810	A	SHL	ACO,8,0	:	0215
F4D7	B1BB	A	ST	ACO,2AD3	:	0216
F4D8	A54E	A	OR	ACO,S1	:	0217
F4D9	B1B9	A	ST	ACO,2AD3	:	0218
F4DA	D307	A	ST	ACO,007(AC3)	:	0219
F4DB	5000	A	LI	ACO,0	:	0220
F4DC	D300	A	ST	ACO,(AC3)	:	0221
F4DD	C202	A	LD	ACO,002(AC2)	:	0222
F4DE	D302	A	ST	ACO,002(AC3)	:	0223
F4DF	C201	A	LD	ACO,001(AC2)	:	0224
F4E0	D301	A	ST	ACO,001(AC3)	:	0225
F4E1	C302	A	LD	ACO,002(AC3)	:	0226
F4E2	430D	A	B0C	BIT0,BOTH	:	0227
F4E3	C301	A	LD	ACO,001(AC3)	:	0228
F4E4	4305	A	B0C	BIT0,I	:	0229
F4E5	5001	A	LI	ACO,1	:	0230
F4E6	D308	A	ST	ACO,008(AC3)	:	0231
F4E7	C307	A	LD	ACO,007(AC3)	:	0232
F4E8	154F	A	JSR	FURN	:	0233
F4E9	1910	A	JMP	V-3	:	0234
F4EA	5002	A	LI	ACO,2	:	0235
F4EB	D308	A	ST	ACO,006(AC3)	:	0236

F4EC	C307	A	LD	ACO,007(AC3)	:	0237
F4ED	A53A	A	OR	ACO,B1	:	0238
F4EE	1549	A	JSR	BURN	:	0239
F4EF	190D	A	JMP	V	:	0240
F4F0	5003	A	LI	ACO,3	:	0241
F4F1	D30A	A	ST	ACO,008(AC3)	:	0242
F4F2	C307	A	LD	ACO,007(AC3)	:	0243
F4F3	A53A	A	OR	ACO,B1	:	0244
F4F4	1543	A	JSR	BURN	:	0245
F4F5	5115	A	LI	AC1,15	:	0246
F4F6	9540	A	JSR	@DELAY	:	0247
F4F7	C307	A	LD	ACO,007(AC3)	:	0248
F4F8	A931	A	AND	ACO,B2	:	0249
F4F9	1541	A	JSR	BURN+3	:	0250
F4FA	C307	A	LD	ACO,007(AC3)	:	0251
F4FB	A52C	A	OR	ACO,B1	:	0252
F4FC	951D	A	JSR	@STV	:	0253
F4FD	C124	A	LD	ACO,D16	:	0254
F4FE	B11C	A	ST	ACO,@AD2	:	0255
F4FF	1548	A	JSR	PVER	:	0256
F500	C121	A	LD	ACO,D16	:	0257
F501	E119	A	ST	ACO,@AD2	:	0258
F502	C11C	A	LD	ACO,D13	:	0259
F503	E117	A	ST	ACO,@AD2	:	0260
F504	154C	A	JSR	RESET	:	0261
F505	5118	A	LI	AC1,18	:	0262
F506	9530	A	JSR	@DELAY	:	0263
F507	9527	A	JSR	@INC2	:	0264
F508	1901	A	JMP	+2	:	0265
F509	1902	A	JMP	DEC	:	0266
F50A	9523	A	JSR	@SHIFT2	:	0267
F50B	17D5	A	JMP	LOOP2	:	0268
F50C	9524	A	JSR	@PRINT	:	0269
F50D	9528	A	JSR	@EPRD	:	0270
F50E	C307	A	LD	ACO,007(AC3)	:	0271
F50F	A91D	A	AND	ACO,S4	:	0272
F510	E108	A	ST	ACO,@AD3	:	0273
F511	AF04	A	DSZ	004(AC3)	:	0274
F512	1901	A	JMP	+2	:	0275
F513	1902	A	JMP	+3	:	0276
F514	7A04	A	AISZ	AC2,4	:	0277
F515	19BF	A	JMP	LOOP1	:	0278
F516	C107	A	LD	ACO,D12	:	0279
F517	B103	A	ST	ACO,@AD2	:	0280
F518	C104	A	LD	ACO,D11	:	0281
F519	991B	A	JMP	@FIN	:	0282
F51A	F6CB	A	.WORD	0F6CB	:	0283
F51B	9000	A	.WORD	09000	:	0284
F51C	A000	A	.WORD	0A000	:	0285
F51D	4011	A	.WORD	04011	:	0286
F51E	4811	A	.WORD	04811	:	0287
F51F	5811	A	.WORD	05811	:	0288
F520	5819	A	.WORD	05819	:	0289
F521	5839	A	.WORD	05839	:	0290
F522	5831	A	.WORD	05831	:	0291
F523	7831	A	.WORD	07831	:	0292
F524	0011	A	.WORD	00011	:	0293
F525	0031	A	.WORD	00031	:	0294
F526	1031	A	.WORD	01031	:	0295

F527	0020	A S1:	.WCRD	00020	:	0296
F528	4000	A B1:	.WORD	04000	:	0297
F529	0060	A S2:	.WORD	00060	:	0298
F52A	3FFF	A B2:	.WCRD	03FFF	:	0299
F52E	3F2F	A S3:	.WORD	03F2F	:	0300
F52C	3F20	A B3:	.WORD	03F20	:	0301
F52D	3F00	A S4:	.WORD	03F00	:	0302
F52E	F6A9	A SHIFT2:	.WCRD	0F6A9	:	0303
F52F	F639	A INC2:	.WORD	0F639	:	0304
F530	F6BE	A SENSE2:	.WORD	0F6BE	:	0305
F531	F644	A PRINT:	.WCRD	0F644	:	0306
F532	F694	A ERST:	.WCRD	0F694	:	0307
F533	F68A	A SENSE1:	.WORD	0F68A	:	0308
F534	F634	A INC3:	.WORD	0F634	:	0309
F535	F6C6	A FIN:	.WORD	0F6C6	:	0310
F536	F64F	A EPRD:	.WORD	0F64F	:	0311
F537	F2FF	A DELAY:	.WORD	0F2FF	:	0312
F53E	A700	A BURN:	OR	ACO,(AC3)	:	0313
F539	B1E2	A	ST	ACO,2AD3	:	0314
F53A	A5EE	A	OR	ACO,S2	:	0315
F53B	B1E0	A	ST	ACO,2AD3	:	0316
F53C	D307	A	ST	ACO,007(AC3)	:	0317
F53D	C1E2	A	LD	ACO,D14	:	0318
F53E	B1DC	A	ST	ACO,2AD2	:	0319
F53F	C1E1	A	LD	ACO,D15	:	0320
F540	F1DA	A	ST	ACO,2AD2	:	0321
F541	5111	A	LI	AC1,11	:	0322
F542	95F4	A	JSR	2DELAY	:	0323
F543	C1DC	A	LD	ACO,D14	:	0324
F544	B1D6	A	ST	ACO,2AD2	:	0325
F545	C1D9	A	LD	ACO,D13	:	0326
F546	F1D4	A	ST	ACO,2AC2	:	0327
F547	8000	A	RTS		:	0328
F548	C1DA	A PVER:	LD	ACO,D17	:	0329
F549	B1D1	A	SI	ACO,2AD2	:	0330
F54A	95E5	A	JSR	2SENSE2	:	0331
F54E	C307	A	LD	ACO,007(AC3)	:	0332
F54C	A9DD	A	AND	ACO,B2	:	0333
F54D	B1CE	A	ST	ACO,2AD3	:	0334
F54E	D307	A	ST	ACO,007(AC3)	:	0335
F54F	95E3	A	JSR	2SENSE1	:	0336
F550	8000	A	RTS		:	0337
F551	C307	A RESET:	LD	ACO,007(AC3)	:	0338
F552	A9D8	A	AND	ACO,S3	:	0339
F553	B1C8	A	ST	ACO,2AD3	:	0340
F554	A9D7	A	AND	ACO,B3	:	0341
F555	D307	A	ST	ACO,007(AC3)	:	0342
F556	C306	A	LD	ACO,006(AC3)	:	0343
F557	2802	A	SHL	ACO,1,0	:	0344
F558	E305	A	ADD	ACO,005(AC3)	:	0345
F559	D305	A	ST	ACO,005(AC3)	:	0346
F55A	F308	A	SKNE	ACO,008(AC3)	:	0347
F55B	8000	A	RTS		:	0348
F55C	95D5	A	JSR	2ERST	:	0349
F55E	C305	A	LD	ACO,005(AC3)	:	0350
F55E	4305	A	BOC	BIT0,+6	:	0351
F55F	4402	A	BOC	BIT1,+3	:	0352
F560	5042	A	LI	ACO,42	:	0353
F561	1906	A	JMP	+7	:	0354

F562	5049	A	LI	ACO,49	:	0355	
F563	1904	A	JMP	+5	:	0356	
F564	4402	A	BQC	BIT1,+3	:	0357	
F565	5043	A	LI	ACO,43	:	0358	
F566	1901	A	JMP	+2	:	0359	
F567	5044	A	LI	ACO,44	:	0360	
F568	2808	A	SHL	ACO,4,0	:	0361	
F569	6E40	A	RXCH	AC1,AC2	:	0362	
F56A	E200	A	ADD	ACO,(AC2)	:	0363	
F56B	D200	A	ST	ACO,(AC2)	:	0364	
F56C	6D80	A	RXCH	AC2,AC1	:	0365	
F56D	8000	A	RTS		:	0366	
F56E	5000	A	PRCDV:	LI	ACO,0	:	0367
F56F	C071	A	LD	AC3,AD1	:	0368	
F570	D304	A	ST	ACO,004(AC3)	:	0369	
F571	D308	A	ST	ACO,008(AC3)	:	0370	
F572	C181	A	LD	ACO,D18	:	0371	
F573	B1A7	A	ST	ACO,2AD2	:	0372	
F574	C180	A	LD	ACO,D19	:	0373	
F575	B1A5	A	ST	ACO,2AD2	:	0374	
F576	C1AF	A	LD	ACO,D20	:	0375	
F577	B1A3	A	ST	ACO,2AD2	:	0376	
F578	C304	A	LOOP1:	LD	ACO,004(AC3)	:	0377
F579	2810	A	SHL	ACO,8,0	:	0378	
F57A	B1A1	A	ST	ACO,2AD3	:	0379	
F57B	A5AB	A	OR	ACO,S1	:	0380	
F57C	B19F	A	ST	ACO,2AD3	:	0381	
F57D	D307	A	ST	ACO,007(AC3)	:	0382	
F57E	5000	A	LI	ACO,0	:	0383	
F57F	D300	A	ST	ACO,(AC3)	:	0384	
F580	C307	A	LOOP2:	LD	ACO,007(AC3)	:	0385
F581	A700	A	OR	ACO,(AC3)	:	0386	
F582	B199	A	ST	ACO,2AD3	:	0387	
F583	A5A4	A	OR	ACO,B1	:	0388	
F584	B197	A	SI	ACO,2AD3	:	0389	
F585	A5A3	A	OR	ACO,S2	:	0390	
F586	B195	A	ST	ACO,2AD3	:	0391	
F587	D307	A	ST	ACO,007(AC3)	:	0392	
F588	15BF	A	JSR	PVER	:	0393	
F589	C19C	A	LD	ACO,D20	:	0394	
F58A	B190	A	ST	ACO,2AD2	:	0395	
F58B	15C5	A	JSR	RESET	:	0396	
F58C	95A2	A	AGAIN:	JSR	2INC2	:	0397
F58D	19F2	A	JMP	LOOP2	:	0398	
F58E	5C00	A	NOP		:	0399	
F58F	5C00	A	NOP		:	0400	
F590	5C00	A	NOP		:	0401	
F591	959F	A	DEC:	JSR	2PRINT	:	0402
F592	95A3	A	JSR	2EPRD	:	0403	
F593	C307	A	LD	ACO,007(AC3)	:	0404	
F594	A998	A	AND	ACO,S4	:	0405	
F595	B166	A	ST	ACO,2AD3	:	0406	
F596	959D	A	JSR	2INC3	:	0407	
F597	19E0	A	JMP	LOOP1	:	0408	
F598	C18C	A	END:	LD	ACO,D19	:	0409
F599	B181	A	ST	ACO,2AD2	:	0410	
F59A	C189	A	LD	ACO,D18	:	0411	
F59B	9959	A	JMP	2FIN	:	0412	
F59C	C006	A	SUM:	LD	ACO,6	:	0413

F59D	5240	A	LI	AC2,40	:	0414	
F59E	D042	A	LD	AC3,AD1	:	0415	
F59F	D304	A	ST	AC0,004(AC3)	:	0416	
F5A0	155C	A	JSR	SM1	:	0417	
F5A1	C004	A	LOOP1:	LD	AC0,4	:	0418
F5A2	D301	A	ST	AC0,001(AC3)	:	0419	
F5A3	C005	A	LD	AC0,5	:	0420	
F5A4	2C02	A	SHR	AC0,1,0	:	0421	
F5A5	D302	A	ST	AC0,002(AC3)	:	0422	
F5A6	C200	A	LD	AC0,(AC2)	:	0423	
F5A7	2610	A	SHL	AC0,8,0	:	0424	
F5A8	1551	A	JSR	SM2	:	0425	
F5A9	C203	A	LD	AC0,003(AC2)	:	0426	
F5AA	D303	A	ST	AC0,003(AC3)	:	0427	
F5AB	C301	A	LCCP2:	LD	AC0,001(AC3)	:	0428
F5AC	4301	A	BOC	BIT0,+2	:	0429	
F5AD	191F	A	JMP	AGAIN	:	0430	
F5AE	C303	A	LD	AC0,003(AC3)	:	0431	
F5AF	431D	A	BOC	BIT0,AGAIN	:	0432	
F5B0	C307	A	LD	AC0,007(AC3)	:	0433	
F5B1	A700	A	OR	AC0,(AC3)	:	0434	
F5B2	E130	A	ST	AC0,@AD3	:	0435	
F5B3	D307	A	ST	AC0,007(AC3)	:	0436	
F5B4	C132	A	LD	AC0,D24	:	0437	
F5B5	B12C	A	ST	AC0,@AD2	:	0438	
F5B6	C131	A	LD	AC0,D25	:	0439	
F5B7	B12A	A	ST	AC0,@AD2	:	0440	
F5B8	C130	A	LD	AC0,D26	:	0441	
F5B9	B128	A	ST	AC0,@AD2	:	0442	
F5BA	5111	A	LI	AC1,11	:	0443	
F5BB	9533	A	JSR	@DELAY	:	0444	
F5BC	C129	A	LD	AC0,D25	:	0445	
F5BD	B124	A	ST	AC0,@AD2	:	0446	
F5BE	C128	A	LD	AC0,D24	:	0447	
F5BF	B122	A	ST	AC0,@AD2	:	0448	
F5C0	C125	A	LD	AC0,D23	:	0449	
F5C1	E120	A	ST	AC0,@AD2	:	0450	
F5C2	153E	A	JSR	SVER	:	0451	
F5C3	C302	A	LD	AC0,002(AC3)	:	0452	
F5C4	4304	A	BOC	BIT0,+5	:	0453	
F5C5	157A	A	JSR	SENCH	:	0454	
F5C6	1904	A	JMP	+5	:	0455	
F5C7	952A	A	JSR	@ERST	:	0456	
F5C8	1902	A	JMP	+3	:	0457	
F5C9	1576	A	JSR	SENCH	:	0458	
F5CA	9527	A	JSR	@ERST	:	0459	
F5CB	5118	A	DELAY1:	LI	AC1,18	:	0460
F5CC	9522	A	JSR	@DELAY	:	0461	
F5CD	156D	A	AGAIN:	JSR	INC1	:	0462
F5CE	1901	A	JMP	+2	:	0463	
F5CF	1906	A	JMP	DEC	:	0464	
F5D0	9520	A	JSR	@SHIFT3	:	0465	
F5D1	C307	A	LD	AC0,007(AC3)	:	0466	
F5D2	A91A	A	AND	AC0,MA	:	0467	
F5D3	B10F	A	ST	AC0,@AD3	:	0468	
F5D4	D307	A	ST	AC0,007(AC3)	:	0469	
F5D5	19D5	A	JMP	LOOP2	:	0470	
F5D6	156D	A	DEC:	JSR	PRINT	:	0471
F5D7	1573	A	JSR	ESUM	:	0472	

F5D8	C307	A	LD	ACO,007(AC3)	:	0473
F5D9	A914	A	AND	ACO,MAS	:	0474
F5DA	B108	A	ST	ACO,2AD3	:	0475
F5DE	AFC4	A	DSZ	004(AC3)	:	0476
F5DC	1901	A	JMP	+2	:	0477
F5D0	1952	A	JMP	END	:	0478
F5DE	7A04	A	ALSZ	AC2,4	:	0479
F5DF	19C1	A	JMP	LOOP1	:	0480
F5EC	194F	A	JMP	END	:	0481
F5E1	0100	A	AD1:	.WORD	00100	0482
F5E2	9000	A	AD2:	.WORD	09000	0483
F5E3	A000	A	AD3:	.WORD	0A000	0484
F5E4	4010	A	D21:	.WORD	04010	0485
F5F5	4810	A	D22:	.WORD	04810	0486
F5E6	5812	A	D23:	.WORD	05812	0487
F5E7	5A12	A	D24:	.WORD	05A12	0488
F5E8	5A1A	A	D25:	.WORD	05A1A	0489
F5E9	5A3A	A	D26:	.WORD	05A3A	0490
F5EA	1812	A	D27:	.WORD	01812	0491
F5EB	1C12	A	D28:	.WORD	01C12	0492
F5EC	0010	A	M:	.WORD	00010	0493
F5EC	FF10	A	MA:	.WORD	0FF10	0494
F5EE	FF0F	A	MAS:	.WORD	0FF0F	0495
F5EF	F2FF	A	DELAY:	.WORD	0F2FF	0496
F5F0	F6AC	A	SHIFT1:	.WORD	0F6AC	0497
F5F1	F6A6	A	SHIFT3:	.WORD	0F6A6	0498
F5F2	F694	A	ERST:	.WORD	0F694	0499
F5F3	C1F0	A	SM1:	LD	ACO,D21	0500
F5F4	B1ED	A		ST	ACO,2AD2	0501
F5F5	C1EF	A		LD	ACO,D22	0502
F5F6	B1E8	A		ST	ACO,2AD2	0503
F5F7	C1EF	A		LD	ACO,D23	0504
F5F8	B1E9	A		ST	ACO,2AD2	0505
F5F9	8000	A		RTS		0506
F5FA	B1E9	A	SM2:	ST	ACO,2AD3	0507
F5FB	A5F0	A		DR	ACO,M	0508
F5FC	B1E6	A		ST	ACO,2AD3	0509
F5FD	D307	A		ST	ACO,007(AC3)	0510
F5FE	5000	A		LI	ACO,0	0511
F5FF	D300	A		ST	ACO,(AC3)	0512
F600	6000	A		RTS		0513
F601	C1E8	A	SVER:	LD	ACO,D27	0514
F602	B1DF	A		ST	ACO,2AD2	0515
F603	C1E7	A		LD	ACO,D28	0516
F604	B1DD	A		ST	ACO,2AD2	0517
F605	9561	A		JSR	2SENSE1	0518
F606	C1E3	A		LD	ACO,D27	0519
F607	B1DA	A		ST	ACO,2AD2	0520
F608	C1DD	A		LD	ACO,D23	0521
F609	B1D8	A		ST	ACO,2AD2	0522
F60A	6000	A		RTS		0523
F60E	5000	A	SUMV:	LI	ACO,0	0524
F60C	CDD4	A		LD	AC3,AD1	0525
F60D	D304	A		ST	ACO,004(AC3)	0526
F60E	15E4	A		JSR	SM1	0527
F60F	C309	A	LOOP1:	LD	ACO,009(AC3)	0528
F610	D301	A		ST	ACO,001(AC3)	0529
F611	C304	A		LD	ACO,004(AC3)	0530
F612	1573	A		JSR	SM3	0531

F613	C307	A	LOOP2:	LD	ACO,007(AC3)	:	0532
F614	A700	A		DR	ACO,(AC3)	:	0533
F615	B1CD	A		ST	ACO,2AD3	:	0534
F616	D507	A		ST	ACO,007(AC3)	:	0535
F617	15E9	A		JSR	SVER	:	0536
F618	C301	A		LD	ACO,001(AC3)	:	0537
F619	4304	A		BOC	BIT 0,+4	:	0538
F61A	1525	A		JSR	SENCN	:	0539
F61B	1903	A		JMP	+4	:	0540
F61C	1903	A		JMP	AGAIN	:	0541
F61D	1522	A		JSR	SENCN	:	0542
F61E	1901	A		JMP	+2	:	0543
F61F	95D2	A		JSR	2ERST	:	0544
F620	151A	A	AGAIN:	JSR	INC1	:	0545
F621	1401	A		JMP	+2	:	0546
F622	1906	A		JMP	DEC	:	0547
F623	95CC	A		JSR	2SHIFT1	:	0548
F624	C307	A		LD	ACO,007(AC3)	:	0549
F625	A9C7	A		AND	ACO,MA	:	0550
F626	B1BC	A		ST	ACO,2AD3	:	0551
F627	D307	A		ST	ACO,007(AC3)	:	0552
F628	14EA	A		JMP	LOOP2	:	0553
F629	151A	A	DEC:	JSR	PRINT	:	0554
F62A	1520	A		JSR	ESUM	:	0555
F62B	C307	A		LD	ACO,007(AC3)	:	0556
F62C	A9C1	A		AND	ACO,MAS	:	0557
F62D	B1B5	A		ST	ACO,2AD3	:	0558
F62E	1505	A		JSR	INC3	:	0559
F62F	19DF	A		JMP	LOOP1	:	0560
F630	C1B4	A	END:	LD	ACO,D22	:	0561
F631	B1B0	A		ST	ACO,2AD2	:	0562
F632	C1P1	A		LD	ACO,D21	:	0563
F633	9934	A		JMP	2FIN	:	0564
F634	5030	A	INC3:	LI	ACO,30	:	0565
F635	0F04	A		ISZ	004(AC3)	:	0566
F636	F304	A		SKNE	ACO,004(AC3)	:	0567
F637	8001	A		RTS	+1	:	0568
F638	8000	A		RTS		:	0569
F639	5010	A	INC2:	LI	ACO,10	:	0570
F63A	1901	A		JMP	+2	:	0571
F63B	5008	A	INC1:	LI	ACO,8	:	0572
F63C	8F00	A		ISZ	(AC3)	:	0573
F63D	F300	A		SKNE	ACO,(AC3)	:	0574
F63E	8001	A		RTS	+1	:	0575
F63F	8000	A		RTS		:	0576
F640	C305	A	SENCN:	LD	ACO,005(AC3)	:	0577
F641	4301	A	CHECK:	BOC	BIT0,+2	:	0578
F642	8000	A		RTS		:	0579
F643	8001	A		RTS	+1	:	0580
F644	C30A	A	PRINT:	LD	ACO,00A(AC3)	:	0581
F645	4501	A		BOC	BIT<>0,+2	:	0582
F646	8001	A		RTS	+1	:	0583
F647	CD02	A		LD	AC3,AD5	:	0584
F648	1554	A		JSR	SENDA	:	0585
F649	8000	A		RTS		:	0586
F64A	F675	A	AD5:	.WORD		:	0587
F64B	C1DF	A	ESUM:	LD	AC3,AD8	:	0588
F64C	1550	A		JSR	SENDA	:	0589
F64D	153D	A		JSR	PRPT	:	0590

F64E 1906 A	JMP	EOUT	:	0591
F64F CD1A A EPRD:	LD	AC3,AD7	:	0592
F650 154C A	JSR	SENDA	:	0593
F651 1539 A	JSR	PRPT	:	0594
F652 CD19 A	LD	AC3,AD9	:	0595
F653 1549 A	JSR	SENDA	:	0596
F654 1902 A	JMP	EKPR	:	0597
F655 CD13 A EOUT:	LD	AC3,AD6	:	0598
F656 1546 A	JSR	SENDA	:	0599
F657 6200 A ERPR:	PUSH	AC2	:	0600
F658 CD88 A	LD	AC3,AD1	:	0601
F659 C913 A	LD	AC2,ADA	:	0602
F65A 7A01 A	AISZ	AC2,1	:	0603
F65B C200 A	LD	AC0,(AC2)	:	0604
F65C 1534 A	JSR	SENDN	:	0605
F65D C200 A	LD	AC0,(AC2)	:	0606
F65F 2C08 A	SHR	AC0,4,0	:	0607
F65F 950F A	JSR	@SEND	:	0608
F660 502C A	LI	AC0,2C	:	0609
F661 950D A	JSR	@SEND	:	0610
F662 AFOA A	DSZ	00A(AC3)	:	0611
F663 19F6 A	JMP	ERPR+3	:	0612
F664 9509 A	JSR	@CRLF	:	0613
F665 6600 A	PULL	AC2	:	0614
F666 8000 A	RTS		:	0615
F667 F68A A SENSE1:	.WORD	0F68A	:	0616
F668 F6C6A FIN:	.WORD	0F6C6	:	0617
F669 F67C A AD6:	.WORD	0F67C	:	0618
F66A F681 A AD7:	.WORD	0F681	:	0619
F66B F670 A AD8:	.WORD	0F670	:	0620
F66C F684 A AD9:	.WORD	0F684	:	0621
F66D 010A A ADA:	.WORD	0010A	:	0622
F66E F26B A CRLF:	.WORD	0F26B	:	0623
F66F F319 A SEND:	.WORD	0F319	:	0624
F670 5553 A	.WORD	C5553	:	0625
F671 204D A	.WORD	0204D	:	0626
F672 FFFF A	.WORD	0FFFF	:	0627
F673 2D50 A	.WORD	02D50	:	0628
F674 FFFF A	.WORD	0FFFF	:	0629
F675 4520 A	.WORD	04520	:	0630
F676 5252 A	.WORD	05252	:	0631
F677 524F A	.WORD	0524F	:	0632
F678 2A20 A	.WORD	02A20	:	0633
F679 2A2A A	.WORD	02A2A	:	0634
F67A 0020 A	.WORD	00020	:	0635
F67B FFFF A	.WORD	0FFFF	:	0636
F67C 4F20 A	.WORD	04F20	:	0637
F67D 5455 A	.WORD	05455	:	0638
F67E 5550 A	.WORD	05550	:	0639
F67F 2054 A	.WORD	02054	:	0640
F680 FFFF A	.WORD	0FFFF	:	0641
F681 5250 A	.WORD	05250	:	0642
F682 2044 A	.WORD	02044	:	0643
F683 FFFF A	.WORD	0FFFF	:	0644
F684 4920 A	.WORD	04920	:	0645
F685 FFFF A	.WORD	0FFFF	:	0646
F686 2810 A SM3:	SHL	AC0,8,0	:	0647
F687 9501 A	JSR	@SM2	:	0648
F688 8000 A	RTS		:	0649

F689	F5FA	A	SM2:	.WORD	0F5FA	:	0650
F68A	0000	A		.WORD	00000	:	0651
F68B	CD07	A	PRPT:	LD	AC3,A	:	0652
F68C	1510	A		JSR	SENDA	:	0653
F68D	C200	A		LD	ACO,(AC2)	:	0654
F68E	2C08	A		SHL	ACO,8,0	:	0655
F68F	1521	A		JSR	SENDN	:	0656
F690	C200	A		LD	ACO,(AC2)	:	0657
F691	151F	A		JSR	SENDN	:	0658
F692	8000	A		RTS		:	0659
F693	F673	A	A:	.WORD	0F673	:	0660
F694	6200	A	ERST:	PUSH	AC2	:	0661
F695	C9D7	A		LD	AC2,ADA	:	0662
F696	8F0A	A		ISZ	00A(AC3)	:	0663
F697	EB0A	A		ADD	AC2,00A(AC3)	:	0664
F698	C300	A		LD	ACO,(AC3)	:	0665
F699	D2C0	A		ST	ACO,(AC2)	:	0666
F69A	5D80	A		RCPY	AC2,AC1	:	0667
F69B	6600	A		PULL	AC2	:	0668
F69C	8000	A		RTS		:	0669
F69D	C300	A	SENDA:	LD	ACO,(AC3)	:	0670
F69E	4B05	A		BOC	ACO<0,+6	:	0671
F69F	95CF	A		JSR	2SEND	:	0672
F6A0	2C10	A		SHR	ACO,8,0	:	0673
F6A1	95CD	A		JSR	2SEND	:	0674
F6A2	7F01	A		AISZ	AC3,1	:	0675
F6A3	19F6	A		JMP	SENDA	:	0676
F6A4	8000	A		RTS		:	0677
F6A5	F319	A	SEND:	.WORD	0F319	:	0678
F6A6	C303	A	SHIFT3:	LD	ACO,003(AC3)	:	0679
F6A7	2C02	A		SHR	ACO,1,0	:	0680
F6A8	D303	A		ST	ACO,003(AC3)	:	0681
F6A9	C302	A	SHIFT2:	LD	ACO,002(AC3)	:	0682
F6AA	2C02	A		SHR	ACO,1,0	:	0683
F6AB	D302	A		ST	ACO,002(AC3)	:	0684
F6AC	C301	A	SHIFT1:	LD	ACO,001(AC3)	:	0685
F6AD	2C02	A		SHR	ACO,1,0	:	0686
F6AE	D301	A		ST	ACO,001(AC3)	:	0687
F6AF	8000	A		RTS		:	0688
F6B0	5C00	A		NOP		:	0689
F6B1	A406	A	SENDN:	AND	ACO,MASK	:	0690
F6B2	7830	A		AISZ	ACO,30	:	0691
F6B3	9D05	A		SKG	ACO,ALFA	:	0692
F6B4	1901	A		JMP	+2	:	0693
F6B5	7807	A		AISZ	ACO,7	:	0694
F6B6	95B8	A		JSR	2SEND	:	0695
F6B7	8000	A		RTS		:	0696
F6B8	000F	A	MASK:	.WORD	0000F	:	0697
F6B9	0C39	A	ALFA:	.WORD	00039	:	0698
F6BA	A109	A	SENSE1:	LD	ACO,2AD4	:	0699
F6BB	A909	A		AND	ACO,MK	:	0700
F6BC	D305	A		ST	ACO,005(AC3)	:	0701
F6BD	8000	A		RTS		:	0702
F6BE	A105	A	SENSE2:	LD	ACO,2AD4	:	0703
F6BF	A905	A		AND	ACO,MK	:	0704
F6C0	D306	A		ST	ACO,006(AC3)	:	0705
F6C1	8000	A		RTS		:	0706
F6C2	9000	A	AD2:	.WORD	09000	:	0707
F6C3	A000	A	AD3:	.WORD	0A000	:	0708

F6C4	C000	A	AD4:	.WORD	0C000	:	0709:
F6C5	0001	A	MK:	.WORD	00001	:	0710:
F6C6	B1FB	A	FIN:	ST	ACD,2AD2	:	0711:
F6C7	5000	A		LI	ACD,0	:	0712:
F6C8	B1F9	A		ST	ACD,2AD2	:	0713:
F6C9	B1F9	A		ST	ACD,2AD3	:	0714:
F6CA	8000	A		RTS		:	0715:
F6CB	D307	A	STV:	ST	ACD,007(AC3)	:	0716:
F6CC	B1F6	A		ST	ACD,2AD3	:	0717:
F6CD	8000	A		RTS		:	0718:

APPENDIX E

This appendix provides the listing of the modified version of the minimization program |10|. An asterisk (*) appears beside each modified statement.


```

* 58 CONTINUE
* 59 MST(JL,4)=JL
* MST(JL,3)=ML1+MST(JL,2)
* MST(JL,2)=MST(JL,1)
* MST(JL,1)=JL-1
* 60 CONTINUE
* J3=64
* DO 60 KL=1,LNPI,3
* KL1=KL+2
* WRITE(6,3) J3,((MST(J1,J2),J2=1,4),J1=KL,KL1)
* IF((KL+5).GE.LNPI) GO TO 61
* 60 J3=J3+12
* GO TO 10
* 61 J3=J3+12
* KS=KL1+1
* IF((KL+3).EQ.LNPI) WRITE(6,4) J3,(MST(KS,J2),J2=1,4)
* IF((KS+4).EQ.LNPI) WRITE(6,5) J3,((MST(J1,J2),J2=1,4),J1=KS,LNPI)
* IF((KL+5).EQ.LNPI) WRITE(6,3) J3,((MST(J1,J2),J2=1,4),J1=KS,LNPI)
* 3 FORMAT(//,10X,'AM',Z2,12(' ',Z4))
* 4 FORMAT(//,10X,'AM',Z2,4(' ',Z4))
* 5 FORMAT(//,10X,'AM',Z2,8(' ',Z4))
* 6 FORMAT(//,5X,'IF YOU WANT TO USE THE PLA, YOU SHOULD SPLIT YOUR FUNC
* TIONS, BECAUSE THE PLA HAS ONLY 48 AND-GATES.THE NUMBER OF GATES
* IFOR THIS EXAMPLE =' ,15)
* 10 CONTINUE
* STOP
* END
* SUBROUTINE MINIM(MCVK,MVK,MT,JC,IC,MV,MW,MK,M2,
* INV,NF,NN,N2N,NN2,NMX,LNPI,MST,KVN,KV)
* INTEGER*2 MT(NN,NF),MCVR(NN,NN2),MV(NN2,2),MVK(NN2),MST(48,10)
* INTEGER*2 JC(N2N,3),IC(N2N,3),MW(NN),MK(NN),M2(INV),KV(8)
* WRITE(6,100)'N.V.M.W.M.K.M2'
* 100 FORMAT(1H1,/,20X,Z1(' '),/,37X,'DATA',/,10X,
* 'NO. OF VARIABLES=' ,12,/,10X,'NO. OF FUNCTIONS=' ,12,/,10X,
* 'MAX. POSS. NO. OF AND-GATES=' ,12,/)
* IF(KVN.GT.0) WRITE(6,556) (KV(KV1),KV1=1,KVN)
* 556 FORMAT(10X,'INVERTED FUNCTIONS:' ,6(12,2X))
* CALL MTFIL(NN,NF,MT,MW,L)
* IF(L.EQ.0) RETURN
* C.....TO FORM PRIME IMPLICANTS; FIRST FOR SINGLE FUNCTIONS
* CALL FNDNG(NN,NF,MT,NG)
* WRITE(6,109)
* 109 FORMAT(1H1,/,20X,Z1(' '),/,35X,'RESULTS:' ,/)
* WRITE(6,108)NG
* 108 FORMAT(//,10X,'NO. OF REQUIRED AND-GATES BEFORE MINIMIZATION=' ,15)
* IF(NG.LE.NMX) GO TO 99
* LNPI=0
* 20 DO 11 K=1,NF
* CALL MWPMT(NN,NF,NV,K,MT,MW,1,0)
* CALL CNTNX(NN,MW,NX)
* IF(NX.EQ.0) GO TO 11
* WRITE(6,104)K
* 104 FORMAT(10X,5(' '), 'PRIME IMPLICANTS COVERING FUNCTION-' ,12,/)
* CALL MVFMW(NN,N2N,NN2,NV,MW,MK,M2,JC,IC,MV,N)
* CALL MWPMT(NN,NF,NV,K,MT,MW,1,1)
* CALL SLCT(NN,NN2,NV,N,MV,MVK,MW,MK,M2,MCVR,LNPI,K,C,0,0,0,0,0,0,MSO
* 11)
* CALL MCDMT(NN,NF,K,MT,MK)
* CALL FNDNG(NN,NF,MT,NG)

```



```

N4=NF-3
DO 14 K1=1,N4
KK2=K1+1
DO 14 K2=K2+1,N4
KK3=K2+1
DO 14 K3=KK3,N2
KK4=K3+1
DO 14 K4=KK4,NF
CALL MW4MT(INN,NF,NV,K1,K2,K3,K4,MT,MW,4,0)
CALL CNTNX(INN,MW,NX)
IF(INX.EC.0) GO TO 14
WRITE(6,122)K1,K2,K3,K4
CALL MVFMW(INN,N2N,NN2,NV,MW,MK,M2,JC,IC,MV,N)
CALL MW4MT(INN,NF,NV,K1,K2,K3,K4,M1,MW,4,1)
CALL SLCT(INN,NN2,NV,N,MV,MVK,MW,MK,M2,M2CVR,LNPI,K1,K2,K3,K4,C,0,0,0,0,MST)
CALL MCDMT(INN,NF,K1,MT,MK)
CALL MLLMT(INN,NF,K2,MT,MK)
CALL MCDMT(INN,NF,K3,MT,MK)
CALL MGLMT(INN,NF,K4,MT,MK)
CALL FNDNC(INN,NF,MT,NC)
IF(NG.EC.0) GO TO 58
NG=NG+LNPI
IF(NG.LE.NMX) GO TO 59
14 CONTINUE
120 FORMAT(1H1,/,/,10), 'TO FIND P1-S FOR PRODUCT OF 4-FUNCTIONS:',/,/
122 FORMAT(10X,5(10, ' '), 'P1-S COVERING PROD. FUNCS. : F-',4(12,0, ' '),/,/
C.....TO FORM PRIMEIMPLICANTS FOR PRODUCT OF 5-FUNCTIONS
IF(INF.LT.5) GO TO 57
WRITE(6,130)
N5=NF-4
DO 15 K1=1,N5
KK2=K1+1
DO 15 K2=KK2,N4
KK3=K2+1
DO 15 K3=KK3,N3
KK4=K3+1
DO 15 K4=KK4,N2
KK5=K4+1
DO 15 K5=KK5,NF
CALL MW5MT(INN,NF,NV,K1,K2,K3,K4,K5,MT,MW,5,0)
CALL CNTNX(INN,MW,NX)
IF(INX.EC.0) GO TO 15
WRITE(6,132)K1,K2,K3,K4,K5
CALL MVFMW(INN,N2N,NN2,NV,MW,MK,M2,JC,IC,MV,N)
CALL MW5MT(INN,NF,NV,K1,K2,K3,K4,K5,MT,MW,5,1)
CALL SLCT(INN,NN2,NV,N,MV,MVK,MW,MK,M2,M2CVR,LNPI,K1,K2,K3,K4,K5,C,0,0,0,0,0,MST)
CALL MCDMT(INN,NF,K1,MT,MK)
CALL MUDMT(INN,NF,K2,MT,MK)
CALL MCDMT(INN,NF,K3,MT,MK)
CALL MCDMT(INN,NF,K4,MT,MK)
CALL MCDMT(INN,NF,K5,MT,MK)
CALL FNDNC(INN,NF,MT,NC)
IF(NG.EC.0) GO TO 58
NG=NG+LNPI
IF(NG.LE.NMX) GO TO 59
15 CONTINUE
130 FORMAT(1H1,/,/,10X, 'TO FIND P1-S FOR PRODUCT OF 5-FUNCTIONS:',/,/

```

```

132 FORMAT(10X,5(' '), 'P1-S COVERING PROD. FUNCS. : F-',2(4(12,' '),
1/,51X),/)
C.....TO FORM PRIMEIMPLICANTS FOR PRODUCT OF 6-FUNCTIONS
IF(INF.LT.6) GO TO 67
WRITE(6,140)
N6=NF-5
DO 16 K1=1,N6
KK2=K1+1
DO 16 K2=KK2,N5
KK3=K2+1
DO 16 K3=KK3,N4
KK4=K3+1
DO 16 K4=KK4,N3
KK5=K4+1
DO 16 K5=KK5,N2
KK6=K5+1
DO 16 K6=KK6,N1
CALL MW6MT(INN,NF,NV,K1,K2,K3,K4,K5,K6,M1,MW,6,0)
CALL CNTNX(INN,MW,NX)
IF(INX.EQ.0) GO TO 16
WRITE(6,142)K1,K2,K3,K4,K5,K6
CALL MVFMW(INN,N6,N5,N4,N3,N2,NV,MW,MK,M2,JC,1C,MV,N)
CALL MW6MT(INN,NF,NV,K1,K2,K3,K4,K5,K6,M1,MW,6,1)
CALL SLCT(INN,N6,N5,N4,N3,N2,NV,MV,MVK,MW,MK,M2,MCVF,LNPI,K1,K2,K3,K4,K5,K6,
1C,0,MST)
CALL MCDMT(INN,NF,K1,M1,MK)
CALL MCDMT(INN,NF,K2,M1,MK)
CALL MCDMT(INN,NF,K3,M1,MK)
CALL MCDMT(INN,NF,K4,M1,MK)
CALL MCDMT(INN,NF,K5,M1,MK)
CALL MCDMT(INN,NF,K6,M1,MK)
CALL CNTNG(INN,NF,M1,NC)
IF(NG.EQ.0) GO TO 98
NG=NG+LNPI
IF(ING.EQ.0) GO TO 99
16 CONTINUE
140 FORMAT(1H1,/,10X,'TO FIND P1-S FOR PRODUCT OF 6-FUNCTIONS:',/)
142 FORMAT(10X,5(' '), 'P1-S COVERING PROD. FUNCS. : F-',2(4(12,' '),
1/,51X),/)
C.....TO FORM PRIMEIMPLICANTS FOR PRODUCT OF 7-FUNCTIONS
IF(INF.LT.7) GO TO 97
WRITE(6,150)
N7=NF-6
DO 17 K1=1,N7
KK2=K1+1
DO 17 K2=KK2,N6
KK3=K2+1
DO 17 K3=KK3,N5
KK4=K3+1
DO 17 K4=KK4,N4
KK5=K4+1
DO 17 K5=KK5,N3
KK6=K5+1
DO 17 K6=KK6,N2
KK7=K6+1
DO 17 K7=KK7,N1
CALL MW7MT(INN,NF,NV,K1,K2,K3,K4,K5,K6,K7,M1,MW,7,C)
CALL CNTNX(INN,MW,NX)
IF(INX.EQ.0) GO TO 17

```

```

WRITE(6,152)K1,K2,K3,K4,K5 K6,K7                                0296
CALL MVFMW(INN,NN2,NN2,NV,MW,MK,M2,JC,IC,MV,N)                  0297
CALL MW7MT(INN,NF,NV,K1,K2,K3,K4,K5,K6,K7,MT,MW,7,1)            0298
CALL SLCT(INN,NN2,NV,N,MV,MVK,MW,MK,M2,MCVR,LNPI,K1,K2,K3,K4,K5,K6,0299
1K7,0,MST)
CALL MCDMT(INN,NF,K1,MT,MK)                                       0300
CALL MCDMT(INN,NF,K2,MT,MK)                                       0301
CALL MCDMT(INN,NF,K3,MT,MK)                                       0302
CALL MCDMT(INN,NF,K4,MT,MK)                                       0303
CALL MCDMT(INN,NF,K5,MT,MK)                                       0304
CALL MCDMT(INN,NF,K6,MT,MK)                                       0305
CALL MCDMT(INN,NF,K7,MT,MK)                                       0306
CALL FNDNC(INN,NF,MT,NG)                                          0307
IF(NG.EQ.0) GO TO 98                                              0308
NG=NG+LNPI                                                         0309
IF(NG.LE.NMX) GO TO 99                                           0310
17 CONTINUE                                                       0311
150 FORMAT(1H1,/,/,10X,'TO FIND PI-S FOR PRODUCT OF 7-FUNCTIONS:',/,) 0312
152 FORMAT(10X,51(' '), 'PI-S COVERING PROD. FUNCS. : F-',2(4(12,' '), 0313
1/,51X),/,)                                                       0314
C.....TO FORM PRIMEIMPLICANTS FOR PRODUCT OF 6-FUNCTIONS      0315
IF(NF.LT.8) GO TO 97                                             0316
WRITE(6,160)                                                       0317
NE=NF-7                                                            0318
DO 18 K1=1,N8                                                      0319
KK2=K1+1                                                            0320
DO 18 K2=KK2,N7                                                    0321
KK3=K2+1                                                            0322
DO 18 K3=KK3,N6                                                    0323
KK4=K3+1                                                            0324
DO 18 K4=KK4,N5                                                    0325
KK5=K4+1                                                            0326
DO 18 K5=KK5,N4                                                    0327
KK6=K5+1                                                            0328
DO 18 K6=KK6,N3                                                    0329
KK7=K6+1                                                            0330
DO 18 K7=KK7,N2                                                    0331
KK8=K7+1                                                            0332
DO 18 K8=KK8,NF                                                    0333
CALL MW8MT(INN,NF,NV,K1,K2,K3,K4,K5,K6,K7,K8,MT,MW,8,0)          0334
CALL CNTNX(INN,MW,NX)                                              0335
IF(NX.EQ.0) GO TO 18                                              0336
WRITE(6,162)K1,K2,K3,K4,K5 K6,K7,K8                              0337
CALL MVFMW(INN,NN2,NN2,NV,MW,MK,M2,JC,IC,MV,N)                  0338
CALL MW8MT(INN,NF,NV,K1,K2,K3,K4,K5,K6,K7,K8,MT,MW,8,1)          0339
CALL SLCT(INN,NN2,NV,N,MV,MVK,MW,MK,M2,MCVR,LNPI,K1,K2,K3,K4,K5,K6,0340
1K7,K8,MST)
CALL MCDMT(INN,NF,K1,MT,MK)                                       0342
CALL MCDMT(INN,NF,K2,MT,MK)                                       0343
CALL MCDMT(INN,NF,K3,MT,MK)                                       0344
CALL MCDMT(INN,NF,K4,MT,MK)                                       0345
CALL MCDMT(INN,NF,K5,MT,MK)                                       0346
CALL MCDMT(INN,NF,K6,MT,MK)                                       0347
CALL MCDMT(INN,NF,K7,MT,MK)                                       0348
CALL MCDMT(INN,NF,K8,MT,MK)                                       0349
CALL FNDNC(INN,NF,MT,NG)                                          0350
IF(NG.EQ.0) GO TO 98                                              0351
NG=NG+LNPI                                                         0352
IF(NG.LE.NMX) GO TO 99                                           0353
0354

```

```

18 CONTINUE
160 FORMAT(1H1,/,/,10X,'TO FIND PI-S FOR PRODUCT OF 6-FUNCTIONS:',/,/) 0355
162 FORMAT(10X,5(' '), 'PI-S COVERING PROD. FUNCS. : F-',2(4(12,' '), 0356
,/,51X),/,) 0357
97 WRITE(6,113) 0358
112 FORMAT (/,20X,21(' '),/,10X,'THE PROCESS IS REPEATED ONCE MORE') 0359
CALL ARANC(NN,NF,MT) 0360
GO TO 20 0361
98 WRITE(6,114) LNPI 0362
114 FORMAT (/,10X,'NO FURTHER MINIMIZATION COULD BE APPLIED',/, 0363
110X,'NO. OF AND-GATES=',I4,/,20X,21(' ')) 0364
RETURN 0365
99 WRITE(6,200) NG 0366
200 FORMAT(10X,'NO. OF AND-GATES=',I4,/) 0367
CALL ARANC(NN,NF,MT) 0368
DO 555 I=1,NN 0369
DO 555 J=1,NF 0370
IF(MT(I,J).EC.2) MT(I,J)=1 0371
555 CONTINUE 0372
WRITE(6,101)((MT(I,J),I=1,NN),J=1,NF) 0373
101 FORMAT(16(3X,'MT',3X,16I5,/,/,) 0374
RETURN 0375
END 0376
C.....SUBROUTINE TO COUNT NO. OF EXCLUSIVE MINTERMS USING MW(1) . 0377
C.....NX= NO. OF EXCLUSIVE MINTERMS . 0378
SUBROUTINE CNTMX(NN,MW,NX) 0379
INTEGER*2 MW(NN) 0380
NX=0 0381
DO 20 I=1,NN 0382
IF(MW(I).EC.1) GO TO 10 0383
GO TO 20 0384
10 NX=NX+1 0385
20 CONTINUE 0386
RETURN 0387
END 0388
C.....SUBROUTINE TO FIND THE EINERY EQUIVALENT=M2(INV) OF THE 0390
C.....DECIMAL NUMBER=M . 0391
SUBROUTINE GENM2(INV,M,M2) 0392
INTEGER*2 M2(INV) 0393
DO 10 I=1,NV 0394
N=2**(INV-I) 0395
J=NV+1-I 0396
IF(M-N)11,12,12 0397
11 M2(J)=0 0398
GO TO 10 0399
12 M2(J)=1 0400
M=M-N 0401
10 CONTINUE 0402
RETURN 0403
END 0404
C . ... .SUBROUTINE TO FIND 1-CUBES FROM 0-CUBES, FIND 0-CUBE PI-S. 0405
C.....NC. OF 1-CUBES = IR 0406
C .....NC. OF 0-CUBES PI-S = N 0407
SUBROUTINE GENIC(NN,N2N,NN2,NV,MW,MK,M2,IC,IR,MV,N) 0408
INTEGER*2 MW(NN),MK(NN),M2(INV),IC(N2N,3),MV(NN2,2) 0409
DO 29 I=1,NN 0410
29 MK(I)=0 0411
IR=0 0412
DO 10 I=1,NN 0413

```

```

      IF(MW(1).EQ.C) GO TO 10
C.....AT THIS STEP MW(1)=1 OR 2 .
      M=1-1
      CALL CONVE(NV,M,M2)
      DO 11 J=1,NV
      IF(M2(J).EQ.1) GO TO 11
C.....M2(1)=0 AT THIS STEP
      K=1+2*(J-1)
      IF(MW(K).EQ.C) GO TO 11
C.....AT THIS STEP:2 MW(K)=1 OR 2; MW(1)=1 OR 2
      IF(MW(1).EQ.1) GO TO 12
C.....AT THIS STEP, MW(1)=2;MW(K)=1 OR 2
      IF(MW(K).EQ.2) GO TO 13
C.....AT THIS STEP, MW(1)=1&MW(K)=1OR2;OR MW(1)=2&MW(K)=1
12 IF=IR+1
   IC(IR,1)=1-1
   IC(IR,2)=K-1
   IC(IR,3)=0
   MK(1)=1
   MK(K)=1
   GO TO 11
C. . . . FOR THE FOLLOWING : BOTH MW(1)=2,AND MW(K)=2.
13 IF=IR+1
   IC(IR,1)=1-1
   IC(IR,2)=K-1
   IC(IR,3)=2
   MK(1)=1
   MK(K)=1
11 CONTINUE
10 CONTINUE
   N=0
   DO 15 I=1,NN
   IF(MW(1).NE.1) GO TO 15
   IF(MK(1).EQ.1) GO TO 15
   N=N+1
   MV(N,1)=1-1
   MV(N,2)=0
15 CONTINUE
   RETURN
   END
C.....TO FIND (I+1)-CUBES FROM I-CUBES.
C.....USE JC(1,1) TO FORMIC(1,1) & FILL MV(1,1).
C.....NO. OF ROWS IN JC=JR (JK=IR OF THE PREVIOUS STEP) (INPUT).
C.....NO. OF ROWS IN MV(1,1)=M (INPUT).
C.....MV(1,1) TO BE FILLED STARTING FROM ROW 'M+1' .
C.....NO. OF ROWS IN IC=IR (OUTPUT).
C.....NO. OF ROWS IN MV AFTER ALL PI'S ARE FOUND=N
C.....JR=IR ALWAYS BEFORE CALLING;ALSO M=N
C.....JK.GT.0 CHECK BEFORE CALLING.
      SUBROUTINE ICFJC(N1,N2,N,N2,NV,M2,JC,JR,IC,IR,M,MV,N)
      INTEGER*2 JC(N2N,3),IC(N2N,3),MV(NN2,2),M2(NV)
      IR=0
      IF(JR.EQ.1) GO TO 25
      II=JR-1
      DO 10 I=1,II
      J=I
11 J=J+1
      IF(J.GT.JR) GO TO 10
      IF(JC(1,2).EQ.JC(J,2)) GO TO 13
0414
0415
0416
0417
0418
0419
0420
0421
0422
0423
0424
0425
0426
0427
0428
0429
0430
0431
0432
0433
0434
0435
0436
0437
0438
0439
0440
0441
0442
0443
0444
0445
0446
0447
0448
0449
0450
0451
0452
0453
0454
0455
0456
0457
0458
0459
0460
0461
0462
0463
0464
0465
0466
0467
0468
0469
0470
0471
0472

```

*

```

      GC TO 11
13  L=JC(J,1)-JC(1,1)                                0473
      DO 12 K=1,NV                                      0474
      IF(L.EC.2**((K-1))) GO TO 14                      0475
12  CONTINUE                                           0476
      GO TO 11                                           0477
16  I1=JC(1,1)                                         0478
      CALL GENM2(NV,I1,M2)                              0479
      IF(M2(K).EQ.0) GO TO 18                          0480
      GO TO 11                                           0481
18  L1=JC(1,2)+L                                       0482
      IF(I1.EC.0) GO TO 17                             0483
C. . . TO CHECK IF THE CUPE HAS ALREADY BEEN FOUND.    0484
      DO 19 L2=1,IR                                    0485
      IF(IC(L2,2).NE.L1) GO TO 19                     0486
      IF(IC(L2,1).EQ.JC(1,1)) GO TO 15                0487
      GO TO 19                                           0488
C. . . THE 1-CUPE IS ALREADY FOUND. GIVE CHECK MARKS FOR THE 1-1, -LUREON-70 0489
15  IF(JC(1,3).GT.0) GO TO 14                          0491
      JC(1,3)=1                                         0492
14  IF(JC(J,3).GT.0) GO TO 11                          0493
      JC(J,3)=1                                         0494
      GO TO 11                                           0495
19  CONTINUE                                           0496
17  IR=IR+1                                             0497
      IC(IR,1)=JC(1,1)                                0498
      IC(IR,2)=L1                                       0499
      IF((JC(1,3).EC.2).AND.(JC(J,3).EC.2)) GO TO 21  0500
      IC(IR,3)=0                                         0501
      IF(JC(1,3).GT.0) GO TO 20                        0502
      JC(1,3)=1                                         0503
20  IF(JC(J,3).GT.0) GO TO 11                          0504
      JC(J,3)=1                                         0505
      GO TO 11                                           0506
21  IC(IR,3)=2                                         0507
      GO TO 11                                           0508
10  CONTINUE                                           0509
C.....TO FILL MV(1,1).                                0510
      N=M                                              0511
      DO 22 I=1,JR                                      0512
      IF(JC(1,3).GT.0) GO TO 22                      0513
      N=N+1                                             0514
      MV(N,1)=JC(1,1)                                  0515
      MV(N,2)=JC(1,2)                                  0516
22  CONTINUE                                           0517
      RETURN                                           0518
25  IF(JC(1,3).EC.2) GO TO 26                         0519
      N=N+1                                             0520
      MV(N,1)=JC(1,1)                                  0521
      MV(N,2)=JC(1,2)                                  0522
26  RETURN                                           0523
      END                                              0524
C.....GIVEN, MW(IC,1,2); FIND MV ALL P1'S .          0525
*  SUBROUTINE MVFMW(INN,N2N,NN2,NV,MW,MK,M2,JC,IC,MV,N) 0526
      INTEGER*2 MW(INN),MK(INN),M2(NV),JC(N2N,3),IC(N2N,3),MV(NN2,2) 0527
      CALL GENIC(INN,N2N,NN2,NV,MW,MK,M2,IC,IR,MV,N) 0528
10  IF(I1.EC.0) GO TO 20                               0529
      M=N                                              0530
      CALL ICFJC(INN,N2N,NN2,NV,M2,IC,IR,JC,JR,M,MV,N) 0531

```

```

      IF(JR.EQ.0) GO TO 30
      M=N
      CALL ICFJC(NN,NZN,NN2,NV,M2,JC,JR,IC,IR,M,MV,N)
      GO TO 10
30 RETURN
      END
C.....SUBROUTINE TO MODIFY MT USING MK AFTER COVERING.
      SUBROUTINE MCDMT(NN,NF,K,MT,MK)
      INTEGER*2 MT(NN,NF),MK(NN)
      DO 10 I=1,NN
      IF(MK(I).EQ.0) GO TO 10
      MT(I,K)=1
10 CONTINUE
      RETURN
      END
* SUBROUTINE SLCT(NN,NN2,NV,N,MV,MVK,MW,MK,M2,MEVR,LNPI,K1,K2,K3,K4,C547
* 15,K5,K6,MST)
* 15,K5,K6,MST)
* INTEGER*2 MCVR(NN,NN2),MV(NN2,2),MVK(NN2),MW(NN),MK(NN),MST(48,10)
      DO 10 I=1,NN
10 MK(I)=0
      CALL CNTNX(NN,MW,NX)
      IF(NX.EQ.C) GO TO 19
      CALL CVRFL(NN,NN2,M2,NV,N,MV,MCVR)
      DO 11 J=1,N
11 MVK(J)=0
      CALL EPIDT(NN,N,MW,MK,MCVR,MVK)
      CALL CNTIX(NN,MW,MK,IXL)
      IF(IXL.EQ.0) GO TO 16
13 CALL COLDM(NN,N,MW,MK,MCVR,MVK)
      CALL ROWDM(NN,N,MW,MK,MCVR,MVK)
      CALL EPIDT(NN,N,MW,MK,MCVR,MVK)
      CALL CNTIX(NN,MW,MK,IXL)
      IF(IXL.EQ.IX) GO TO 15
      IF(IXL.EQ.0) GO TO 10
      GO TO 13
15 WRITE(6,102)
102 FORMAT(/,10X,'CYCLIC CASE. APPROXIMATE MINIMUM SOLUTION IS OBTAINED')
      DO 16 J=1,N
      CALL CYCLC(NN,N,MK,MCVR,MVK)
      GO TO 14
16 DO 17 J=1,N
      IF(MVK(J).NE.1) GO TO 17
      LNPI=LNPI+1
      WRITE(6,101)MV(J,1),MV(J,2)
      IF(LNPI.GT.48) GO TO 17
      MST(LNPI,1)=MV(J,1)
      MST(LNPI,2)=MV(J,2)
      MST(LNPI,3)=K1
      MST(LNPI,4)=K2
      MST(LNPI,5)=K3
      MST(LNPI,6)=K4
      MST(LNPI,7)=K5
      MST(LNPI,8)=K6
      MST(LNPI,9)=K7
      MST(LNPI,10)=K8
17 CONTINUE
101 FORMAT(20X,'(,15,1X,',',I6,')')
      RETURN

```



```

19 WRITE(6,106)                                0591
106 FORMAT(/,10X, '*** NO EXCLUSIVE MINTERMS TO BE COVERED AT THIS STEP0592
1***',/)                                         0593
RETURN                                           0594
C                                                0595
END                                              0596
SUBROUTINE COLDM(NN,N,MW,MK,MCVR,MVK)          0597
INTEGER*2 MCVR(NN,N),MVK(N),MW(NN),MK(NN)     0598
I=1                                              0599
13 IF((MW(I).EQ.1).AND.(MK(I).EQ.0)) GO TO 16   0600
10 I=I+1                                         0601
IF(I.EQ.NN) GO TO 25                           0602
GO TO 13                                        0603
16 I=I+1                                        0604
IF((MW(I).EQ.1).AND.(MK(I).EQ.0)) GO TO 17     0605
15 IF(I.EQ.NN) GO TO 10                        0606
I=I+1                                           0607
GO TO 14                                        0608
17 NI=0                                         0609
NL=0                                           0610
DO 11 J=1,N                                    0611
IF(MVK(J).GT.0) GO TO 11                      0612
IF(MCVR(I,J)-MCVR(L,J)) 16,11,19             0613
18 NL=NL+1                                     0614
GO TO 11                                       0615
19 NI=NI+1                                     0616
11 CONTINUE                                   0617
IF((NI.EQ.0).AND.(NL.EQ.0)) GO TO 20          0618
IF((NI.GT.0).AND.(NL.GT.0)) GO TO 15          0619
IF(NL.EQ.0) GO TO 20                          0620
MW(L)=2                                        0621
GO TO 15                                       0622
20 MW(I)=2                                    0623
GO TO 10                                       0624
15 RETURN                                     0625
END                                             0626
SUBROUTINE ROWDM(NN,N,MW,MK,MCVR,MVK)         0627
INTEGER*2 MCVR(NN,N),MVK(N),MW(NN),MK(NN)     0628
J=1                                             0629
17 IF(MVK(J).EQ.0) GO TO 16                   0630
10 J=J+1                                       0631
IF(J.EQ.N) GO TO 25                           0632
GO TO 17                                       0633
16 J=J+1                                       0634
18 IF(MVK(L).EQ.0) GO TO 19                   0635
15 IF(L.EQ.N) GO TO 10                        0636
L=L+1                                         0637
GO TO 18                                       0638
19 NJ=0                                       0639
NL=0                                           0640
DO 11 I=1,NN                                  0641
IF((MW(I).EQ.1).AND.(MK(I).EQ.0)) GO TO 20    0642
GO TO 11                                       0643
20 IF(MCVR(I,J)-MCVR(I,L))21,11,22           0644
21 NL=NL+1                                    0645
GO TO 11                                       0646
22 NJ=NJ+1                                    0647
11 CONTINUE                                   0648
IF((NL.EQ.0).AND.(NJ.EQ.0)) GO TO 23         0649

```

```

      IF((NL.GT.0).AND.(NJ.GT.0)) GO TO 15
      IF(NJ.EQ.0) GO TO 23
      MVK(L)=2
      GO TO 15
23  MVK(J)=2
      GO TO 10
25  RETURN
      END
      SUBROUTINE EPIDT(NN,N,MW,MK,MCVR,MVK)
*  INTEGER*2 MCVK(NN,N),MVK(N),MW(NN),MK(NN)
      I=1
10  IF((MW(I).EQ.1).AND.(MK(I).EQ.0)) GO TO 12
11  IF(I.EQ.NN) GO TO 21
      I=I+1
      GO TO 10
12  M=0
      J=1
13  IF(MVK(J).GT.0) GO TO 14
      IF(MCVK(I,J).EQ.1) GO TO 15
14  IF(J.EQ.N) GO TO 16
      J=J+1
      GO TO 13
15  M=M+1
      L=J
      GO TO 14
16  IF(M.EQ.0) GO TO 17
      IF(M.EQ.1) GO TO 18
      GO TO 11
17  MW(I)=2
      GO TO 11
18  MVK(L)=1
      DO 20 I=1,NN
      IF(MCVK(I,L).EQ.1) GO TO 19
      GO TO 20
20  CONTINUE
      GO TO 11
21  RETURN
      END
      SUBROUTINE CNTIX(NN,MW,MK,IXL)
*  INTEGER*2 MW(NN),MK(NN)
      IXL=0
      DO 11 I=1,NN
      IF((MW(I).EQ.1).AND.(MK(I).EQ.0)) GO TO 10
      GO TO 11
10  IXL=IXL+1
11  CONTINUE
      RETURN
      END
      SUBROUTINE CYCLC(NN,N,MK,MCVR,MVK)
*  INTEGER*2 MCVK(NN,N),MVK(N),MK(NN)
      J=N
10  IF(MVK(J).EQ.0) GO TO 12
      J=J-1
      IF(J.EQ.0) GO TO 18
      GO TO 10
12  DO 17 I=1,NN
      IF(MCVK(I,J).EQ.1) GO TO 16
      GO TO 17

```

0650
 0651
 0652
 0653
 0654
 0655
 0656
 0657
 0658
 0659
 0660
 0661
 0662
 0663
 0664
 0665
 0666
 0667
 0668
 0669
 0670
 0671
 0672
 0673
 0674
 0675
 0676
 0677
 0678
 0679
 0680
 0681
 0682
 0683
 0684
 0685
 0686
 0687
 0688
 0689
 0690
 0691
 0692
 0693
 0694
 0695
 0696
 0697
 0698
 0699
 0700
 0701
 0702
 0703
 0704
 0705
 0706
 0707
 0708

```

16 MK(I)=1
17 CONTINUE
18 RETURN
END
SUBROUTINE ARANG(NN,NF,MT)
*   INTEGER*2 MT(NN,NF)
DO 19 J=1,NF
DO 19 I=1,NN
IF(MT(I,J).NE.1) GO TO 19
MT(I,J)=0
19 CONTINUE
RETURN
END
C
SUBROUTINE MTFIL(NN,NF,MT,MW,L)
*   INTEGER*2 MT(NN,NF),MW(NN)
DO 9 K=1,NF
DO 9 I=1,NN
9 MT(I,K)=0
DO 10 K=1,NF
WRITE(7,2)
2 FORMAT(/,5X,'ENTER; FUNCTION NO., NO.OF MINTERMS, NO.OF DONT-CARES
1')
READ(5,*)K1,K2,K3
WRITE(6,100)K1,K2,K3
K4=K2+1
WRITE(7,3)
3 FORMAT(/,5X,'ENTER; MINTERMS, -1')
READ(5,*)(MW(I),I=1,K4)
WRITE(6,101)(MW(I),I=1,K2)
IF(MW(K4).GT.0) GO TO 13
L=1
K5=K2-K3
DO 11 I=1,K5
J=MW(I)+1
11 MT(J,K)=2
IF(K3.EQ.0) GO TO 10
DO 12 I=1,K3
J=MW(I+K5)+1
12 MT(J,K)=1
10 CONTINUE
100 FORMAT(10X,'***FUNCTION-',I2,/,10X,'NO. OF ALL MINTERMS=',I5,
1/,10X,'NO. OF DONT-CARES=',I5,/)
101 FORMAT(/,37X,'MINTERMS:',//,30(17X,10I5,/)
RETURN
13 WRITE(6,102)K
102 FORMAT (10X,5(1' '),'ERROR IN DATA OF FUNCTION-',I2,5(1' '),'/)
WRITE(6,103)(MW(I),I=1,K4)
103 FORMAT(30(17X,10I5,/)
L=0
RETURN
END
C.....SUBROUTINE TO FIND NO. OF YET UNCOVERED MINTERMS=NG
SUBROUTINE FNDNG(NN,NF,MT,NG)
*   INTEGER*2 MT(NN,NF)
NG=0
DO 20 I=1,NN
DO 10 K=1,NF
IF(MT(I,K).EQ.2) GO TO 15

```

```

0709
0710
0711
0712
0713
0714
0715
0716
0717
0718
0719
0720
0721
0722
0723
0724
0725
0726
0727
0728
0729
0730
0731
0732
0733
0734
0735
0736
0737
0738
0739
0740
0741
0742
0743
0744
0745
0746
0747
0748
0749
0750
0751
0752
0753
0754
0755
0756
0757
0758
0759
0760
0761
0762
0763
0764
0765
0766
0767

```

10 CONTINUE	0768
GO TO 20	0769
15 NG=NG+1	0770
20 CONTINUE	0771
RETURN	0772
END	0773
C.....SUBROUTINE TO FIND MW(C,1,2) FOR PI DETERMINATION & COVERING	0774
.....FOR PI DETERMINATION	0775
.....FOR COVERING	0776
C.....N=1 FOR SINGLE FUNCTION, 2 FOR TWO FUNCTIONS, ... 1-FOR	0777
C.....PRODUCT OF 1-FUNCTIONS.	0778
SUBROUTINE MWPMT(NN,NF,NV,K,MT,MW,N,L)	0779
INTEGER*2 MT(NN,NF),MW(NN)	0780
DO 10 I=1,NN	0781
M=N	0782
IF(MT(I,K).LE.L) GO TO 13	0783
DO 11 J=1,NF	0784
IF(J.EQ.K) GO TO 11	0785
IF(MT(I,J).LE.L) GO TO 11	0786
M=M+1	0787
11 CONTINUE	0788
IF(M.GT.N) GO TO 12	0789
MW(I)=1	0790
GO TO 10	0791
12 MW(I)=2	0792
GO TO 10	0793
13 MW(I)=0	0794
10 CONTINUE	0795
RETURN	0796
END	0797
C.....MW2MT FOR 2-FUNCTIONS	0798
SUBROUTINE MW2MT(NN,NF,NV,K1,K2,MT,MW,N,L)	0799
INTEGER*2 MT(NN,NF),MW(NN)	0800
DO 10 I=1,NN	0801
M=N	0802
IF(MT(I,K1).LE.L) GO TO 13	0803
IF(MT(I,K2).LE.L) GO TO 13	0804
DO 11 J=1,NF	0805
IF(J.EQ.K1) GO TO 11	0806
IF(J.EQ.K2) GO TO 11	0807
IF(MT(I,J).LE.L) GO TO 11	0808
M=M+1	0809
11 CONTINUE	0810
IF(M.GT.N) GO TO 12	0811
MW(I)=1	0812
GO TO 10	0813
12 MW(I)=2	0814
GO TO 10	0815
13 MW(I)=0	0816
10 CONTINUE	0817
RETURN	0818
END	0819
C.....MW3MT FOR 3-FUNCTIONS	0820
SUBROUTINE MW3MT(NN,NF,NV,K1,K2,K3,MT,MW,N,L)	0821
INTEGER*2 MT(NN,NF),MW(NN)	0822
DO 10 I=1,NN	0823
M=N	0824
IF(MT(I,K1).LE.L) GO TO 13	0825
IF(MT(I,K2).LE.L) GO TO 13	0826

```

    IF(MT(I,K3).LE.L) GO TO 13
    DO 11 J=1,NF
    IF(J.EQ.K1) GO TO 11
    IF(J.EQ.K2) GO TO 11
    IF(J.EQ.K3) GO TO 11
    IF(MT(I,J).LE.L) GO TO 11
    M=M+1
11 CONTINUE
    IF(M.GT.N) GO TO 12
    MW(I)=1
    GO TO 10
12 MW(I)=2
    GO TO 10
13 MW(I)=0
10 CONTINUE
    RETURN
    END

```

CMW4MT FOR 4-FUNCTIONS

```

* SUBROUTINE MW4MT(NN,NF,NV,K1,K2,K3,K4,MT,MW,N,L)
  INTEGER*2 MT(NN,NF),MW(NN)
  DO 10 I=1,NN
  M=N
  IF(MT(I,K1).LE.L) GO TO 13
  IF(MT(I,K2).LE.L) GO TO 13
  IF(MT(I,K3).LE.L) GO TO 13
  IF(MT(I,K4).LE.L) GO TO 13
  DO 11 J=1,NF
  IF(J.EQ.K1) GO TO 11
  IF(J.EQ.K2) GO TO 11
  IF(J.EQ.K3) GO TO 11
  IF(J.EQ.K4) GO TO 11
  IF(MT(I,J).LE.L) GO TO 11
  M=M+1
11 CONTINUE
  IF(M.GT.N) GO TO 12
  MW(I)=1
  GO TO 10
12 MW(I)=2
  GO TO 10
13 MW(I)=0
10 CONTINUE
  RETURN
  END

```

CMW5MT FOR 5-FUNCTIONS

```

* SUBROUTINE MW5MT(NN,NF,NV,K1,K2,K3,K4,K5,MT,MW,N,L)
  INTEGER*2 MT(NN,NF),MW(NN)
  DO 10 I=1,NN
  M=N
  IF(MT(I,K1).LE.L) GO TO 13
  IF(MT(I,K2).LE.L) GO TO 13
  IF(MT(I,K3).LE.L) GO TO 13
  IF(MT(I,K4).LE.L) GO TO 13
  IF(MT(I,K5).LE.L) GO TO 13
  DO 11 J=1,NF
  IF(J.EQ.K1) GO TO 11
  IF(J.EQ.K2) GO TO 11
  IF(J.EQ.K3) GO TO 11
  IF(J.EQ.K4) GO TO 11
  IF(J.EQ.K5) GO TO 11

```

0827
0828
0829
0830
0831
0832
0833
0834
0835
0836
0837
0838
0839
0840
0841
0842
0843
0844
0845
0846
0847
0848
0849
0850
0851
0852
0853
0854
0855
0856
0857
0858
0859
0860
0861
0862
0863
0864
0865
0866
0867
0868
0869
0870
0871
0872
0873
0874
0875
0876
0877
0878
0879
0880
0881
0882
0883
0884
0885

```

      IF(MT(I,J).LE.L) GO TO 11
      M=M+1
11  CONTINUE
      IF(M.GT.N) GO TO 12
      MW(I)=1
      GO TO 10
12  MW(I)=2
      GO TO 10
13  MW(I)=0
10  CONTINUE
      RETURN
      END
.....MW6MT FOR 6-FUNCTIONS
SUBROUTINE MW6MT(NN,NF,NV,K1,K2,K3,K4,K5,K6,MT,MW,N,L)
*  INTEGER*2 MT(NN,NF),MW(NN)
  DO 10 I=1,NN
    M=N
    IF(MT(I,K1).LE.L) GO TO 13
    IF(MT(I,K2).LE.L) GO TO 13
    IF(MT(I,K3).LE.L) GO TO 13
    IF(MT(I,K4).LE.L) GO TO 13
    IF(MT(I,K5).LE.L) GO TO 13
    IF(MT(I,K6).LE.L) GO TO 13
    DO 11 J=1,NF
      IF(J.EQ.K1) GO TO 11
      IF(J.EQ.K2) GO TO 11
      IF(J.EQ.K3) GO TO 11
      IF(J.EQ.K4) GO TO 11
      IF(J.EQ.K5) GO TO 11
      IF(J.EQ.K6) GO TO 11
      IF(MT(I,J).LE.L) GO TO 11
    M=M+1
11  CONTINUE
    IF(M.GT.N) GO TO 12
    MW(I)=1
    GO TO 10
12  MW(I)=2
    GO TO 10
13  MW(I)=0
10  CONTINUE
    RETURN
    END
.....MW7MT FOR 7-FUNCTIONS
SUBROUTINE MW7MT(NN,NF,NV,K1,K2,K3,K4,K5,K6,K7,MT,MW,N,L)
*  INTEGER*2 MT(NN,NF),MW(NN)
  DO 10 I=1,NN
    M=N
    IF(MT(I,K1).LE.L) GO TO 13
    IF(MT(I,K2).LE.L) GO TO 13
    IF(MT(I,K3).LE.L) GO TO 13
    IF(MT(I,K4).LE.L) GO TO 13
    IF(MT(I,K5).LE.L) GO TO 13
    IF(MT(I,K6).LE.L) GO TO 13
    IF(MT(I,K7).LE.L) GO TO 13
    DO 11 J=1,NF
      IF(J.EQ.K1) GO TO 11
      IF(J.EQ.K2) GO TO 11
      IF(J.EQ.K3) GO TO 11
      IF(J.EQ.K4) GO TO 11

```

```

0886
0887
0888
0889
0890
0891
0892
0893
0894
0895
0896
0897
0898
0899
0900
0901
0902
0903
0904
0905
0906
0907
0908
0909
0910
0911
0912
0913
0914
0915
0916
0917
0918
0919
0920
0921
0922
0923
0924
0925
0926
0927
0928
0929
0930
0931
0932
0933
0934
0935
0936
0937
0938
0939
0940
0941
0942
0943
0944

```

```

      IF(J.EQ.K5) GO TO 11
      IF(J.EQ.K6) GO TO 11
      IF(J.EQ.K7) GO TO 11
      IF(MT(1,J).LE.L) GO TO 11
      M=M+1
11  CONTINUE
      IF(M.GT.N) GO TO 12
      MW(1)=1
      GO TO 10
12  MW(1)=2
      GO TO 10
13  MW(1)=0
10  CONTINUE
      RETURN
      END
C .....MWENT FOR 8-FUNCTIONS
*  SUBROUTINE MWENT(NN,NF,NV,K1,K2,K3,K4,K5,K6,K7,K8,MT,MW,N,L)
      INTEGER*2 MT(NN,NF),MW(NN)
      DO 10 I=1,NN
      M=N
      IF(MT(1,K1).LE.L) GO TO 13
      IF(MT(1,K2).LE.L) GO TO 13
      IF(MT(1,K3).LE.L) GO TO 13
      IF(MT(1,K4).LE.L) GO TO 13
      IF(MT(1,K5).LE.L) GO TO 13
      IF(MT(1,K6).LE.L) GO TO 13
      IF(MT(1,K7).LE.L) GO TO 13
      IF(MT(1,K8).LE.L) GO TO 13
      DO 11 J=1,NF
      IF(J.EQ.K1) GO TO 11
      IF(J.EQ.K2) GO TO 11
      IF(J.EQ.K3) GO TO 11
      IF(J.EQ.K4) GO TO 11
      IF(J.EQ.K5) GO TO 11
      IF(J.EQ.K6) GO TO 11
      IF(J.EQ.K7) GO TO 11
      IF(J.EQ.K8) GO TO 11
      IF(MT(1,J).LE.L) GO TO 11
      M=M+1
11  CONTINUE
      IF(M.GT.N) GO TO 12
      MW(1)=1
      GO TO 10
12  MW(1)=2
      GO TO 10
13  MW(1)=0
10  CONTINUE
      RETURN
      END
*  SUBROUTINE CVRFL(NN,NN2,M2,NV,N,MV,MCVR)
      INTEGER*2 MV(NN2,2),MCVR(NN,NN2),M2(NV)
      DO 9 J=1,N
      DO 9 I=1,NN
9  MCVR(I,J)=0
      DO 10 J=1,N
      I1=MV(J,1)+1
      MCVR(I1,J)=1
      IF(MV(J,2).EQ.C) GO TO 10
      I=I1+MV(J,2)

```

```

0945
0946
0947
0948
0949
0950
0951
0952
0953
0954
0955
0956
0957
0958
0959
0960
0961
0962
0963
0964
0965
0966
0967
0968
0969
0970
0971
0972
0973
0974
0975
0976
0977
0978
0979
0980
0981
0982
0983
0984
0985
0986
0987
0988
0989
0990
0991
0992
0993
0994
0995
0996
0997
0998
0999
1000
1001
1002
1003

```

MCVR(I,J)=1	1004
M=MV(J,2)	1005
LL=0	1006
DO 11 K=1,NV	1007
L=2*(NV-K)	1008
JF(M-L)11,12,12	1009
12 LL=LL+1	1010
M=M-L	1011
M2(LL)=L	1012
11 CONTINUE	1013
DO 20 K=1,LL	1014
20 MCVR((11+M2(K)),J)=1	1015
IF(LL.LT.2) GO TO 10	1016
I=11+M2(1)+M2(2)	1017
MCVR(I,J)=1	1018
IF(LL.LT.3) GO TO 10	1019
N2=LL-1	1020
DO 13 J1=1,N2	1021
K2=J1+1	1022
DO 13 J2=K2,LL	1023
I=11+M2(J1)+M2(J2)	1024
MCVR(I,J)=1	1025
13 CONTINUE	1026
IF(LL.LT.4) GO TO 10	1027
N3=LL-2	1028
DO 14 J1=1,N3	1029
K2=J1+1	1030
DO 14 J2=K2,N2	1031
K3=J2+1	1032
DO 14 J3=K3,LL	1033
I=11+M2(J1)+M2(J2)+M2(J3)	1034
14 MCVR(I,J)=1	1035
IF(LL.LT.5) GO TO 10	1036
N4=LL-3	1037
DO 15 J1=1,N4	1038
K2=J1+1	1039
DO 15 J2=K2,N3	1040
K3=J2+1	1041
DO 15 J3=K3,N2	1042
K4=J3+1	1043
DO 15 J4=K4,LL	1044
I=11+M2(J1)+M2(J2)+M2(J3)+M2(J4)	1045
15 MCVR(I,J)=1	1046
IF(LL.LT.6) GO TO 10	1047
N5=LL-4	1048
DO 16 J1=1,N5	1049
K2=J1+1	1050
DO 16 J2=K2,N4	1051
K3=J2+1	1052
DO 16 J3=K3,N3	1053
K4=J3+1	1054
DO 16 J4=K4,N2	1055
K5=J4+1	1056
DO 16 J5=K5,LL	1057
I=11+M2(J1)+M2(J2)+M2(J3)+M2(J4)+M2(J5)	1058
16 MCVR(I,J)=1	1059
IF(LL.LT.7) GO TO 10	1060
N6=LL-5	1061
DO 17 J1=1,N6	1062

K2=J1+1	1063
DO 17 J2=K2,N5	1064
K3=J2+1	1065
DO 17 J3=K3,N5	1066
K4=J3+1	1067
DO 17 J4=K4,N3	1068
K5=J4+1	1069
DO 17 J5=K5,N2	1070
K6=J5+1	1071
DO 17 J6=K6,LL	1072
I=I1+M2(J1)+M2(J2)+M2(J3)+M2(J4)+M2(J5)+M2(J6)	1073
17 MCVR(1,J)=1	1074
IF(LL.LT.6) GO TO 10	1075
L7=LL-6	1076
DO 16 J1=1,N7	1077
K2=J1+1	1078
DO 16 J2=K2,N6	1079
K3=J2+1	1080
DO 16 J3=K3,N5	1081
K4=J3+1	1082
DO 16 J4=K4,N4	1083
K5=J4+1	1084
DO 16 J5=K5,N3	1085
K6=J5+1	1086
DO 16 J6=K6,N2	1087
K7=J6+1	1088
DO 16 J7=K7,LL	1089
I=I1+M2(J1)+M2(J2)+M2(J3)+M2(J4)+M2(J5)+M2(J6)+M2(J7)	1090
16 MCVR(1,J)=1	1091
10 CONTINUE	1092
RETURN	1093
END	1094